











TCAN1051-Q1, TCAN1051V-Q1, TCAN1051H-Q1 TCAN1051HV-Q1, TCAN1051G-Q1, TCAN1051GV-Q1 TCAN1051HG-Q1, TCAN1051HGV-Q1

SLLSET0C - OCTOBER 2016-REVISED MAY 2017

TCAN1051-Q1 Automotive Fault Protected CAN Transceiver with CAN FD

Features

- AEC Q100: Qualified for Automotive Applications
 - Device Temperature Grade 1: -40°C to 125°C **Ambient Operating Temperature**
 - Device HBM Classification Level: ±16 kV
 - Device CDM Classification Level ±1500 V
- Meets the ISO 11898-2:2016 and ISO 11898-5:2007 Physical Layer Standards
- 'Turbo' CAN:
 - All Devices Support Classic CAN and 2 Mbps CAN FD (Flexible Data Rate) and "G" Options Support 5 Mbps
 - Short and Symmetrical Propagation Delay Times and Fast Loop Times for Enhanced **Timing Margin**
 - Higher Data Rates in Loaded CAN Networks
- I/O Voltage Range Supports 3.3 V and 5 V MCUs
- Ideal Passive Behavior When Unpowered
 - Bus and Logic Terminals are High Impedance (no load)
 - Power Up/Down With Glitch Free Operation On Bus and RXD Output
- **Protection Features**
 - IEC ESD Protection up to ±15 kV
 - Bus Fault Protection: ±58 V (non-H variants) and ±70 V (H variants)
 - Undervoltage Protection on V_{CC} and V_{IO} (V variants only) Supply Terminals
 - Driver Dominant Time Out (TXD DTO) Data rates down to 10 kbps
 - Thermal Shutdown Protection (TSD)
- Receiver Common Mode Input Voltage: ±30 V
- Typical Loop Delay: 110 ns
- Junction Temperatures from -55°C to 150°C
- Available in SOIC(8) Package and Leadless VSON(8) Package (3.0 mm x 3.0 mm) with Improved Automated Optical Inspection (AOI) Capability

2 Applications

- Automotive and Transportation
- All devices support highly loaded CAN networks
- Heavy Machinery ISOBUS Applications -ISO 11783


3 Description

This CAN transceiver family meets the ISO11898-2 (2016) High Speed CAN (Controller Area Network) physical layer standard. All devices are designed for use in CAN FD networks up to 2 Mbps (megabits per second). Devices with part numbers that include the "G" suffix are designed for data rates up to 5 Mbps, and versions with the "V" have a secondary power supply input for I/O level shifting the input pin thresholds and RXD output level. This family of devices comes with silent mode which is also listen-only commonly referred to as mode. Additionally, all devices include many protection features to enhance device and network robustness.

Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
TCAN1051x-Q1	SOIC (8)	4.90 mm × 3.91 mm
	VSON (8)	3.00 mm x 3.00 mm

Functional Block Diagram



- Terminal 5 function is device dependent; NC on devices without the "V" suffix, and V_{IO} for I/O level shifting for devices with the "V" suffix.
- RXD logic output is driven to V_{CC} on devices without the "V" suffix, and V_{IO} for devices with the "V" suffix.



Table of Contents

1	Features 1		9.2 Functional Block Diagram	. 16
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	. 20
4	Revision History2	10	Application and Implementation	22
5	Device Comparison Table 4		10.1 Application Information	. 22
6	Pin Configurations and Functions 4		10.2 Typical Applications	. 22
7	Specifications	11	Power Supply Requirements	26
•	7.1 Absolute Maximum Ratings	12	Layout	26
	7.2 ESD Ratings		12.1 Layout Guidelines	. 27
	7.3 Recommended Operating Conditions		12.2 Layout Example	. 27
	7.4 Thermal Information	13	Device and Documentation Support	28
	7.5 Power Rating 7		13.1 Related Links	. 28
	7.6 Electrical Characteristics		13.2 Receiving Notification of Documentation Updates	s <mark>28</mark>
	7.7 Switching Characteristics		13.3 Community Resources	. 28
	7.8 Typical Characteristics		13.4 Trademarks	. 28
8	Parameter Measurement Information		13.5 Electrostatic Discharge Caution	. 28
9	Detailed Description		13.6 Glossary	. 28
3	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	. 28

4 Revision History

CI	hanges from Revision B (May 2016) to Revision C	Page
•	Added items to the Automotive Applications Feaure	1
•	Deleted Feature "Meets the December 17th, 2015 Draft of ISO 11898-2 Physical Layer Update"	1
•	Changed Feature From: "Meets the Released ISO 11898-2:2007 and ISO 11898-2:2003 Physical Layer Standards" To: "Meets the ISO 11898-2:2016 and ISO 11898-5:2007 Physical Layer Standards"	
•	Changed Feature From: "All devices support 2 Mbps CAN FD" To: "All Devices Support Classic CAN and 2 Mbps CAN FD"	1
•	Added Feature "Available in SOIC(8) package and leadless VSON(8) package"	1
•	Changed Applications From: Heavy Machinery ISO11783 To: Heavy Machinery ISOBUS Applications – ISO 11783	1
•	Changed the Functional Block Diagram, removed the Dominant time-out box	1
•	Changed "D Package for (HV) and (HGV)" To: "DRB Package for (HV) and (HGV)"	4
•	Added Storage temperature range to the Absolute Maximum Ratings table	5
•	Changed the ESD Ratings table to show the D(SOIC) and DRB (VSON) values	5
•	Changed Human Body Model (HBM) From: ±10000 To: ±16000 in the ESD table	5
•	Changed Charged Device Model (CDM) From: ±750 To: ±1500 in the ESD table	5
•	Changed TBD to values for the DRB (VSON) Package in the ESD table	5
•	Added the Power Rating table	7
•	Changed V _{SYM} in the <i>DRIVER ELECTRICAL CHARACTERISTICS</i> table	9
•	Changed V _{SYM_DC} in the <i>DRIVER ELECTRICAL CHARACTERISTICS</i> table	9
•	Deleted " V_1 = 0.4 sin (4E6 π t) + 2.5 V" from the Test Condition of C_1 in the <i>RECEIVER ELECTRICAL CHARACTERISTICS</i> table	10
•	Deleted " V_I = 0.4 sin (4E6 π t)" from the Test Condition of C_{ID} in the <i>RECEIVER ELECTRICAL CHARACTERISTICS</i> table	
•	Added "-30 V \leq V _{CM} \leq +30" to the Test Condition of R _{ID} and R _{IN} in the <i>RECEIVER ELECTRICAL CHARACTERISTICS</i> table table	10
•	Changed the Functional Block Diagram, removed the Dominant time-out box	16
•	Changed Table 3, BUS OUTPUT colum	





SLLSET0C -OCTOBER 2016-REVISED MAY 2017

С	Changes from Revision A (April 2016) to Revision B	Page
•	Added Feature "Meets the Released ISO 11898-2:2007 and ISO 11898-2:2003 Physical Layer Standards"	1
•	Changed Feature From: Meets the Requirements of ISO11898-2 (2016) To: Meets the December 17th, 2015 Draft of ISO 11898-2 Physical Layer Update	
•	Changed the Applications list	1
•	Added the VSON (8) pin package to the Device Information table	1
•	Added the VSON (8) pin package to the Pin Configurations and Functions	4
•	Added V _(Diff) to the <i>Absolute Maximum Ratings</i> ⁽¹⁾ table	5
•	Added the DRB package to the <i>Thermal Information</i> table	7
С	Changes from Original (March 2016) to Revision A	Page
•	Changed the device status From: Product Preview To: Production	1
•	Added the VSON (8) pin package to the Pin Configurations and Functions	4




5 Device Comparison Table


DEVICE NUMBER	BUS FAULT PROTECTION	5-Mbps FLEXIBLE DATA RATE	3-V LEVEL SHIFTER INTEGRATED	PIN 8 MODE SELECTION
TCAN1051-Q1 (Base)	±58 V			
TCAN1051G-Q1	±58 V	X		
TCAN1051GV-Q1	±58 V	Х	X	
TCAN1051V-Q1	±58 V		X	Silent Mode
TCAN1051H-Q1	±70 V			Silent wode
TCAN1051HG-Q1	±70 V	X		
TCAN1051HGV-Q1	±70 V	Х	X	
TCAN1051HV-Q1	±70 V		X	

6 Pin Configurations and Functions






D Package for Base, (V), (GV), (HV), and (HGV) Devices 8 PIN (SOIC) Top View




DRB Package for Base, (H), (G), and (HG) Devices 8 PIN (VSON) Top View



Product Preview

DRB Package for Base, (V), (GV), (HV) and (HGV) Devices 8 PIN (VSON)
Top View



Product Preview

Pin Functions

	PINS				
NAME	Base, (H), (G), (HG)	(V), (GV), (HV), (HGV)	TYPE	DESCRIPTION	
TXD	1	1	DIGITAL INPUT	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)	
GND	2	2	GND	ND Ground connection	
VCC	3	3	POWER	Transceiver 5-V supply voltage	
RXD	4	4	DIGITAL OUTPUT	CAN receive data output (LOW for dominant and HIGH for recessive bus states)	
NC	5	_	_	No Connect	
V _{IO}	_	5	POWER	Transceiver I/O level shifting supply voltage (Devices with "V" suffix only)	
CANL	6	6	BUS I/O	Low level CAN bus input/output line	
CANH	7	7	BUS I/O	High level CAN bus Input/output line	
S	8	8	DIGITAL INPUT	Silent Mode control input (active high)	



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾ (2)

			MIN	MAX	UNIT
V _{CC}	5-V Bus Supply Voltage Range	All Devices	-0.3	7	V
V _{IO}	I/O Level-Shifting Voltage Range	Devices with the "V" Suffix	-0.3	7	V
V _{BUS}	CAN Bus I/O voltage range (CANH, CANL)	Devices without the "H" Suffix	-58	58	V
$V_{(Diff)}$	Max differential voltage between CANH and CANL	Devices without the "H" suffix	-58	58	V
V _{BUS}	CAN Bus I/O voltage range (CANH, CANL)	Devices with the "H" Suffix	-70	70	V
V _(Diff)	Max differential voltage between CANH and CANL	Devices with the "H" suffix	-70	70	V
V _(Logic_Input)	Logic input terminal voltage range (TXD, S)		-0.3	+7 and V _I ≤ V _{IO} + 0.3	V
V _(Logic_Output)	Logic output terminal voltage range (RXD)	All Devices	-0.3	+7 and V _I ≤ V _{IO} + 0.3	V
I _{O(RXD)}	RXD (Receiver) output current		-8	8	mA
T _J	Virtual junction temperature range (see Tr	nermal Information)	-55	150	°C
T _{STG}	Storage temperature range (see <i>Thermal</i>	Information)	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated condition for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

7.2 ESD Ratings

	TES	ST CONDITIONS	VALUE	UNIT
D (SOIC) Package	'			
	All terminals ⁽¹⁾		±6000	.,
Human Body Model (HBM) ESD stress voltage	CAN bus terminals (CAN	CAN bus terminals (CANH, CANL) to GND ⁽²⁾		V
Charged Device Model (CDM) ESD stress voltage	All terminals ⁽³⁾		±1500	V
Machine Model	All terminals (4)		±200	V
Contact Local Floates Otatic Discharge (FCD)	CAN bus terminals	SAE J2962-2 per ISO 10605: Powered Air Discharge	±15000	V
System Level Electro-Static Discharge (ESD)	(CANH, CANL) to GND	SAE J2962-2 per ISO 10605: Powered Contact Discharge	±8000	V
Contact Level Floring Chair Discharge (FCD)	CAN bus terminals (CANH, CANL) to GND IEC	IEC 61000-4-2: Unpowered Contact Discharge	±15000	
System Level Electro-Static Discharge (ESD)		IEC 61000-4-2: Powered Contact Discharge	±8000	V
System Level Electrical fast transient (EFT)	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4-4: Criteria A	±4000	V
		Pulse 1	-100	
ISO7637 Transients according to GIFT - ICT CAN EMC test	CAN bus terminals	Pulse 2	+75	.,
spec ⁽⁵⁾	(CANH, CANL) to GND	Pulse 3a	-150	V
		Pulse 3b	+100	
ISO7637-3 Transients	CAN bus terminals (CANH, CANL) to GND	Direct Coupling Capacitor "Slow Transient Pulse" with100 nF coupling capacitor - Powered	±85	V
DRB (VSON) Package				
Lluman Dady Model (LIDM) ECD atrace valtage	All terminals ⁽¹⁾		±6000	V
Human Body Model (HBM) ESD stress voltage	CAN bus terminals (CAN	NH, CANL) to GND ⁽²⁾	±16000	v
Charged Device Model (CDM) ESD stress voltage	All terminals (3)		±1500	V

Tested in accordance to JEDEC Standard 22, Test Method A114.

Test method based upon JEDEC Standard 22 Test Method A114, CAN bus is stressed with respect to GND.

Tested in accordance to JEDEC Standard 22, Test Method C101. Tested in accordance to JEDEC Standard 22, Test Method A115.

ISO7637 is a system level transient test. Results given here are specific to the GIFT-ICT CAN EMC Test specification conditions. Different system level configurations may lead to different results.

SLLSET0C - OCTOBER 2016-REVISED MAY 2017



www.ti.com

ESD Ratings (continued)

	TES	T CONDITIONS	VALUE	UNIT
Machine Model	All terminals (4)		±200	٧
System Level Electro-Static Discharge (ESD)	CAN bus terminals	SAE J2962-2 per ISO 10605: Powered Air Discharge	±15000	· V
System Level Electro-Static Discharge (ESD)	(CANH, CANL) to GND	SAE J2962-2 per ISO 10605: Powered Contact Discharge	±8000	V
Custom Level Floatro Statio Discharge (FCD)	CAN bus terminals	IEC 61000-4-2: Unpowered Contact Discharge	±14000	V
System Level Electro-Static Discharge (ESD)	(CANH, CANL) to GND	IEC 61000-4-2: Powered Contact Discharge	±8000	V
System Level Electrical fast transient (EFT)	CAN bus terminals (CANH, CANL) to GND	IEC 61000-4 Criteria A	±4000	V
		Pulse 1	-100	
ISO7637 Transients according to GIFT - ICT CAN EMC test	CAN bus terminals	Pulse 2	+75	V
spec ⁽⁵⁾	(CANH, CANL) to GND	Pulse 3a	-150	V
		Pulse 3b	+100	1
ISO7637-3 Transients	CAN bus terminals (CANH, CANL) to GND	Direct Coupling Capacitor "Slow Transient Pulse" with100 nF coupling capacitor - Powered	±85	V



7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{CC}	5-V Bus Supply Voltage Range	4.5	5.5	\/
V_{IO}	I/O Level-Shifting Voltage Range	2.8	5.5	V
I _{OH(RXD)}	RXD terminal HIGH level output current	-2		A
I _{OL(RXD)}	RXD terminal LOW level output current		2	mA

7.4 Thermal Information

			TCAN1	051-Q1	
	THERMAL METRIC ⁽¹⁾	TEST CONDITIONS	D (SOIC)	DRB (VSON)	UNIT
			8 Pins	8 Pins	
$R_{\theta JA}$	Junction-to-air thermal resistance	High-K thermal resistance (2)	105.8	40.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance (3)		46.8	49.7	°C/W
$R_{\theta JC(TOP)}$	Junction-to-case (top) thermal resistance (4)		48.3	15.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾		8.7	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾		46.2	15.9	°C/W
T _{TSD}	Thermal shutdown temperature		170	170	°C
T _{TSD_HYS}	Thermal shutdown hysteresis		5	5	°C

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (5) The junction-to-top characterization parameter, Ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, Ψ_{JB} estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).

7.5 Power Rating

	PARAMETER	TEST CONDITIONS	POWER DISSIPATION	UNIT
D	Average power discipation	V_{CC} = 5 V, V_{IO} = 5 V (if applicable), T_J = 27°C, R_L = 60 Ω, S at 0 V, Input to TXD at 250 kHz, C_{L_RXD} = 15 pF. Typical CAN operating conditions at 500 kbps with 25% transmission (dominant) rate.	52	mW
P _D	Average power dissipation	$\begin{array}{l} V_{CC}=5.5~V,~V_{IO}=5.5~V~(if~applicable),~T_J=150^{\circ}C,~R_L=50~\Omega,\\ S~at~o~V,~Input~to~TXD~at~500~kHz,~C_{L~RXD}=15~pF.~Typical~high~load~CAN~operating~conditions~at~1~Mbps~with~50\%~transmission~(dominant)~rate~and~loaded~network. \end{array}$	124	mW



7.6 Electrical Characteristics

Over recommended operating conditions, $T_A = -55^{\circ}C$ to 125°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT		
SUPPLY CHA	ARACTERISTICS							
	Normal mode		See Figure 5, TXD = 0 V, R_L = 60 Ω , C_L = open, R_{CM} = open, S = 0V		40	70		
		(dominant)	See Figure 5, TXD = 0 V, R_L = 50 Ω , C_L = open, R_{CM} = open, S = 0V		45	80		
Icc	5-V Supply current	Normal mode (dominant – bus fault)	See Figure 5, TXD = 0 V, S = 0V, CANH = $-12V$, R _L = open, C _L = open, R _{CM} = open			180	mA	
	от обружителя	Normal mode (recessive)	See Figure 5, TXD = V_{CC} , R_L = 50 Ω , C_L = open, R_{CM} = open, S = 0V		1.5	2.5		
		Silent mode	See Figure 5, TXD = V_{CC} , $R_L = 50 \Omega$, $C_L = open$, $R_{CM} = open$, $S = V_{CC}$		1.5	2.5		
I _{IO}	I/O supply current	Normal and Silent modes	RXD Floating, TXD = S = 0 or 5.5 V		90	300	μΑ	
UV _{VCC}	Rising undervoltage de protected mode	etection on V _{CC} for			4.2	4.4	V	
UVVCC	Falling undervoltage detection on V _{CC} for protected mode		All devices	3.8	4.0	4.25	v	
V _{HYS(UVVCC)}	Hysteresis voltage on	UV _{VCC}			200		mV	
UV_{VIO}	Undervoltage detection on V _{IO} for protected mode		Devices with the "V" Suffix (I/O level-shifting)	1.3		2.75	V	
$V_{HYS(UVVIO)}$	Hysteresis voltage on UV _{VIO} for protected mode		Simmy)		80		mV	
S TERMINAL	(MODE SELECT INPUT	Γ)						
V_{IH}	High-level input voltag	0	Devices with the "V" suffix (I/O level-shifting)	$0.7 \times V_{IO}$				
VIН	r light-level input voltag	Devices without the "V" suffix (5-V only)		2			V	
V	Low-level input voltage	Devices with the "V" suffix				$0.3 \times V_{IO}$	v I	
V_{IL}	Low-level input voltage	,	Devices without the "V" suffix (5-V only)			0.8		
I _{IH}	High-level input leakage	ge current	$S = V_{CC}$ or $V_{IO} = 5.5 \text{ V}$			30		
I _{IL}	Low-level input leakag	e current	$S = 0 \text{ V}, \text{ V}_{CC} = \text{V}_{IO} = 5.5 \text{ V}$	-2	0	2	μΑ	
I _{lkg(OFF)}	Unpowered leakage of	urrent	$S = 5.5 \text{ V}, V_{CC} = V_{IO} = 0 \text{ V}$	-1		1		
TXD TERMIN	AL (CAN TRANSMIT DA	ATA INPUT)						
V	High level input valtage	_	Devices with the "V" suffix (I/O level-shifting)	$0.7 \times V_{IO}$				
V _{IH}	High-level input voltage		Devices without the "V" suffix (5-V only)	2			V	
V	Low-level input voltage		Devices with the "V" suffix (I/O level-shifting)			0.3 x V _{IO}	V 	
V _{IL}	Low-level input voltage	.	Devices without the "V" suffix (5-V only)			0.8	<u> </u>	
I _{IH}	High-level input leakage current		$TXD = V_{CC} = V_{IO} = 5.5 \text{ V}$	-2.5	0	1		
I _{IL}	Low-level input leakag	e current	$TXD = 0 \text{ V}, \text{ V}_{CC} = \text{V}_{IO} = 5.5 \text{ V}$	-100	-25	-7	μΑ	
I _{lkg(OFF)}	Unpowered leakage co	urrent	TXD = 5.5 V, V _{CC} = V _{IO} = 0 V	-1	0	1		
Cı	Input capacitance		V _{IN} = 0.4 * sin(4E6 * π * t) + 2.5 V		5		pF	

⁽¹⁾ All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 5 V, R_L = 60 Ω .



Electrical Characteristics (continued)

Over recommended operating conditions, $T_A = -55^{\circ}C$ to 125°C (unless otherwise noted).

	PARAMETE	R	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
RXD TERMI	NAL (CAN RECEIVE DA	ΓΑ OUTPUT)					
V _{OH}	High-level output volta	ao	Devices with the "V" suffix (I/O level-shifting), See Figure 6, $I_0 = -2$ mA	0.8 × V _{IO}			
VOH	nigii-ievei output voita	ge	Devices without the "V" suffix (5-V only), See Figure 6, $I_O = -2$ mA	4	4.6		V
V	Low-level output voltage		Devices with the "V" suffix (I/O level-shifting), See Figure 6, $I_0 = +2$ mA			0.2 x V _{IO}	V
V _{OL}	Low-level output volta	je	Devices without the "V" suffix (5-V only), See Figure 6, $I_O = +2$ mA		0.2	0.4	
$I_{lkg(OFF)}$	Unpowered leakage co	urrent	$RXD = 5.5 V, V_{CC} = 0 V, V_{IO} = 0 V$	-1	0	1	μΑ
DRIVER ELI	ECTRICAL CHARACTER	ISTICS					
	Bus output voltage	CANH	See Figure 13 and Figure 5, TXD = 0 V, S =	2.75		4.5	
$V_{O(DOM)}$	(dominant	CANL	$0 \text{ V}, 50 \Omega \le R_L \le 65 \Omega, C_L = \text{open}, R_{CM} = \text{open}$	0.5		2.25	
$V_{O(REC)}$	Bus output voltage (recessive)	CANH and CANL	See Figure 13 and Figure 5, TXD = V_{CC} , V_{IO} = V_{CC} , $S = V_{CC}$ or 0 V $^{(2)}$, R_L = open (no load), R_{CM} = open	2	0.5 × V _{CC}	3	
			See Figure 13 and Figure 5, TXD = 0 V, S = 0 V, 45 Ω ≤ R _L < 50 Ω , C _L = open, R _{CM} = open	1.4		3	V
V _{OD(DOM)} Differential output voltage (dominant)		CANH - CANL	See Figure 13 and Figure 5, TXD = 0 V, S = 0 V, 50 Ω ≤ R _L ≤ 65 Ω , C _L = open, R _{CM} = open	1.5		3	
			See Figure 13 and Figure 5, TXD = 0 V, S = 0 V, R_L = 2240 Ω , R_L = open, R_{CM} = open	1.5		5	
	Differential output		See Figure 13 and Figure 5, TXD = V_{CC} , S = 0 V, R_L = 60 Ω , C_L = open, R_{CM} = open	-120		12	
$V_{OD(REC)}$	Differential output voltage (recessive)	CANH - CANL	See Figure 13 and Figure 5, TXD = V_{CC} , S = 0 V, R_L = open (no load), C_L = open, R_{CM} = open	-50		50	mV
V_{SYM}	Transient symmetry (d (V _{O(CANH)} + V _{O(CANL)})	,	See Figure 5 and Figure 15, S at 0 V, R _{term} = 60Ω , C _{split} = 4.7 nF , C _L = open, R _{CM} = open, T _{XD} = 250 kHz , 1 MHz	0.9		1.1	V/V
$V_{\text{SYM_DC}}$	DC Output symmetry ((V _{CC} - V _{O(CANH)} - V _{O(C}	dominant or recessive)	See Figure 5 and , S = 0 V, R_L = 60 Ω , C_L = open, R_{CM} = open	-0.4		0.4	٧
	Short-circuit steady-sta	ate output current,	See Figure 13 and Figure 11, Figure 11, S at 0 V, V _{CANH} = -5 V to 40 V, CANH = open, TXD = 0 V	-100			A
I _{OS(SS_DOM)}	dominant	·	See Figure 13 and Figure 11, S at 0 V, V _{CANL} = -5 V to 40 V, CANH = open, TXD = 0 V			100	mA
I _{OS(SS_REC)}	Short-circuit steady-starecessive	ate output current,	See Figure 13 and Figure 11, $-27 \text{ V} \le \text{V}_{\text{BUS}} \le 32 \text{ V}$, Where $\text{V}_{\text{BUS}} = \text{CANH} = \text{CANL}$, TXD $= \text{V}_{\text{CC}}$, all modes	-5		5	mA

⁽²⁾ For the bus output voltage (recessive) will be the same if the device is in Normal mode with S terminal LOW or if the device is in Silent mode with the S terminal is HIGH.

SLLSET0C -OCTOBER 2016-REVISED MAY 2017

www.ti.com



Electrical Characteristics (continued)

Over recommended operating conditions, $T_A = -55^{\circ}C$ to 125°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
RECEIVE	R ELECTRICAL CHARACTERISTICS					
V _{CM}	Common mode range, normal mode	See Figure 6, Table 6 and Table 1, S = 0 or V _{CC} or V _{IO}	-30		+30	V
V _{IT+}	Positive-going input threshold voltage, all modes	Con Figure C. Toble Cond Toble 4 C. Con			900	
V _{IT-}	Negative-going input threshold voltage, all modes	See Figure 6, Table 6 and Table 1, $S = 0$ or V_{CC} or V_{IO} , -20 $V \le V_{CM} \le +20 V$	500			\/
V _{IT+}	Positive-going input threshold voltage, all modes	Con Figure 6 Toble 6 and Toble 1 C O or			1000	mV
V _{IT-}	Negative-going input threshold voltage, all modes	See Figure 6, Table 6 and Table 1, $S = 0$ or V_{CC} or V_{IO} , -30 $V \le V_{CM} \le +30 \text{ V}$	400			
V _{HYS}	Hysteresis voltage (V _{IT+} - V _{IT-})	See Figure 6, Table 6 and Table 1, S = 0 or V _{CC} or V _{IO}		120		mV
I _{lkg(IOFF)}	Power-off (unpowered) bus input leakage current	CANH = CANL = 5 V, V _{CC} = V _{IO} = 0 V			4.8	μΑ
Cı	Input capacitance to ground (CANH or CANL)	$TXD = V_{CC}, V_{IO} = V_{CC}$		24	30	pF
C _{ID}	Differential input capacitance	$TXD = V_{CC}, V_{IO} = V_{CC}$		12	15	pF
R _{ID}	Differential input resistance	$TXD = V_{CC} = V_{IO} = 5 \text{ V, } S = 0 \text{ V,}$	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	-30 V ≤ V _{CM} ≤ +30 V	15		40	kΩ
R _{IN(M)}	Input resistance matching: [1 - R _{IN(CANH)} / R _{IN(CANL)}] × 100%	V _{CANH} = V _{CANL} = 5 V	-2%		+2%	



7.7 Switching Characteristics


Over recommended operating conditions with $T_A = -55$ °C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	⁽¹⁾ MAX	UNIT
DEVICE SWITE	CHING CHARACTERISTICS				
t _{PROP(LOOP1)}	Total loop delay, driver input (TXD) to receiver output (RXD), recessive to dominant	See Figure 8, S = 0 V, R _I = 60Ω ,	10	00 160	
t _{PROP(LOOP2)}	Total loop delay, driver input (TXD) to receiver output (RXD), dominant to recessive	$C_L = 100 \text{ pF}, C_{L(RXD)} = 15 \text{ pF}$	1:	10 175	ns
t_{MODE}	Mode change time, from Normal to Silent or from Silent to Normal	See Figure 7		1 10	μs
DRIVER SWIT	CHING CHARACTERISTICS				
t _{pHR}	Propagation delay time, high TXD to driver recessive (dominant to recessive)		-	75	
t _{pLD}	Propagation delay time, low TXD to driver dominant (recessive to dominant)	See Figure 5, S = 0 V, $R_L = 60 \Omega$,		55	ns
t _{sk(p)}	Pulse skew (t _{pHR} - t _{pLD})	$C_L = 100 \text{ pF}, R_{CM} = \text{open}$	2	20	110
t _R	Differential output signal rise time		4	15	
t _F	Differential output signal fall time		4	15	
t _{TXD_DTO}	Dominant timeout	See Figure 10, S = 0 V, R _L = 60 Ω , C _L = open	1.2	3.8	ms
RECEIVER SW	VITCHING CHARACTERISTICS		•		•
t _{pRH}	Propagation delay time, bus recessive input to high output (Dominant to Recessive)		•	65	ns
t _{pDL}	Propagation delay time, bus dominant input to low output (Recessive to Dominant)	See Figure 6, S = 0 V, C _{L(RXD)} = 15 pF		50	ns
t _R	RXD Output signal rise time			10	ns
t _F	RXD Output signal fall time			10	ns
FD Timing Par	rameters	•			•
	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 500 ns, all devices		435	530	
t _{BIT(BUS)}	Bit time on CAN bus output pins with $t_{BIT(TXD)}$ = 200 ns, G device variants only		155	210	
	Bit time on RXD output pins with $t_{BIT(TXD)} = 500$ ns, all devices	See Figure 9 , S = 0 V, $R_L = 60 \Omega$, $C_L = 100 pF$,	400	550	
Bit time on RXD output pins with t _{BIT(TXD)} = 200 ns, G device variants only Receiver timing symmetry with t _{BIT(TXD)} = 500 ns, all devices		$C_{L(RXD)} = 15 \text{ pF},$ $\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	120	220	ns
			-65	40	
Δt_{REC}	Receiver timing symmetry with t _{BIT(TXD)} = 200 ns, G device variants only		-45	15	

⁽¹⁾ All typical values are at 25°C and supply voltages of V_{CC} = 5 V and V_{IO} = 5 V, R_L = 60 Ω .




7.8 Typical Characteristics






8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

Figure 5. Driver Test Circuit and Measurement




Copyright © 2016, Texas Instruments Incorporated

Figure 6. Receiver Test Circuit and Measurement

Table 1. Receiver Differential Input Voltage Threshold Test (See Figure 6)


	INPUT	OUT	PUT	
V _{CANH}	V_{CANL}	R	XD	
-29.5 V	-30.5 V	1000 mV	L	
30.5 V	29.5 V	1000 mV	L	
-19.55 V	-20.45 V	900 mV	L	V _{OL}
20.45 V	19.55 V	900 mV	L	
-19.75 V	-20.25 V	500 mV	Н	
20.25 V	19.75 V	500 mV	Н	
-29.8 V	-30.2 V	400 mV	Н	V _{OH}
30.2 V	29.8 V	400 mV	Н	
Open	Open	Х	Н	





Copyright © 2016, Texas Instruments Incorporated

Figure 7. t_{MODE} Test Circuit and Measurement



Copyright © 2016, Texas Instruments Incorporated

Figure 8. T_{PROP(LOOP)} Test Circuit and Measurement






Figure 9. CAN FD Timing Parameter Measurement




Figure 10. TXD Dominant Timeout Test Circuit and Measurement




Figure 11. Driver Short Circuit Current Test and Measurement




9 Detailed Description

9.1 Overview

These CAN transceivers meet the ISO11898-2 (2016) High Speed CAN (Controller Area Network) physical layer standard. They are designed for data rates in excess of 1 Mbps for CAN FD and enhanced timing margin / higher data rates in long and highly-loaded networks. These devices provide many protection features to enhance device and CAN robustness.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 TXD Dominant Timeout (DTO)

During normal mode (the only mode where the CAN driver is active), the TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO} . The DTO circuit timer starts on a falling edge on TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen before the timeout period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD terminal, thus clearing the TXD DTO condition. The receiver and RXD terminal still reflect activity on the CAN bus, and the bus terminals are biased to the recessive level during a TXD dominant timeout.




Figure 12. Example Timing Diagram for TXD DTO

NOTE

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum data rate. Calculate the minimum transmitted data rate by: Minimum Data Rate = 11 / t_{TXD_DTO} .

9.3.2 Thermal Shutdown (TSD)

If the junction temperature of the device exceeds the thermal shutdown threshold (T_{TSD}) , the device turns off the CAN driver circuits thus blocking the TXD-to-bus transmission path. The CAN bus terminals are biased to the recessive level during a thermal shutdown, and the receiver-to-RXD path remains operational. The shutdown condition is cleared when the junction temperature drops at least the thermal shutdown hysteresis temperature (T_{TSD_HYS}) below the thermal shutdown temperature (T_{TSD}) of the device.



Feature Description (continued)

9.3.3 Undervoltage Lockout

The supply terminals have undervoltage detection that places the device in protected mode. This protects the bus during an undervoltage event on either the V_{CC} or V_{IO} supply terminals.

Table 2. Undervoltage Lockout 5 V Only Devices (Devices without the "V" Suffix)(1)

V _{CC}	DEVICE STATE	BUS OUTPUT	RXD
> UV _{VCC}	Normal	Per TXD	Mirrors Bus ⁽²⁾
< UV _{VCC}	Protected	High Impedance	High Impedance

- 1) See the V_{IT} section of the *Electrical Characteristics*.
- (2) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

Table 3. Undervoltage Lockout I/O Level Shifting Devices (Devices with the "V" Suffix)

V _{CC}	V _{IO}	DEVICE STATE	BUS OUTPUT	RXD
> UV _{VCC}	> UV _{VIO}	Normal	Per TXD	Mirrors Bus ⁽¹⁾
< UV _{VCC}	> UV _{VIO}	Protected	High Impedance	High (Recessive)
> UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance
< UV _{VCC}	< UV _{VIO}	Protected	High Impedance	High Impedance

(1) Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

NOTE

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation within 50 μ s.

9.3.4 Unpowered Device

The device is designed to be 'ideal passive' or 'no load' to the CAN bus if it is unpowered. The bus terminals (CANH, CANL) have extremely low leakage currents when the device is unpowered to avoid loading down the bus. This is critical if some nodes of the network are unpowered while the rest of the of network remains in operation. The logic terminals also have extremely low leakage currents when the device is unpowered to avoid loading down other circuits that may remain powered.

9.3.5 Floating Terminals

These devices have internal pull ups on critical terminals to place the device into known states if the terminals float. The TXD terminal is pulled up to V_{CC} or V_{IO} to force a recessive input level if the terminal floats. The S terminal is also pulled down to force the device into Normal mode if the terminal floats.


9.3.6 CAN Bus Short Circuit Current Limiting

The device has two protection features that limit the short circuit current when a CAN bus line is short-circuit fault condition: driver current limiting (both dominant and recessive states) and TXD dominant state time out to prevent permanent higher short circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states, thus the short circuit current may be viewed either as the instantaneous current during each bus state or as an average current of the two states. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- Control fields with set bits
- Bit stuffing
- Interframe space
- TXD dominant time out (fault case limiting)



ISTRUMENTS



SLLSET0C - OCTOBER 2016-REVISED MAY 2017

These ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits. The short circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short circuit currents. The average short circuit current may be calculated with the following formula:

 $I_{OS(AVG)} = \%$ Transmit × [(%REC_Bits × $I_{OS(SS)}$ REC) + (%DOM_Bits × $I_{OS(SS)}$ DOM)] + [%Receive × $I_{OS(SS)}$ REC]

Where:

- I_{OS(AVG)} is the average short circuit current
- %Transmit is the percentage the node is transmitting CAN messages
- %Receive is the percentage the node is receiving CAN messages
- %REC Bits is the percentage of recessive bits in the transmitted CAN messages
- %DOM Bits is the percentage of dominant bits in the transmitted CAN messages
- I_{OS(SS)} REC is the recessive steady state short circuit current
- I_{OS(SS)} DOM is the dominant steady state short circuit current

NOTE

Consider the short circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

9.3.7 Digital Inputs and Outputs

9.3.7.1 5-V V_{CC} Only Devices (Devices without the "V" Suffix):

The 5-V V_{CC} only devices are supplied by a single 5-V rail. The digital inputs have TTL input thresholds and are therefore 5 V and 3.3 V compatible. The RXD outputs on these devices are driven to the V_{CC} rail for logic high output. Additionally, the TXD pin is internally pulled up to V_{CC}, and the S pin is pulled low to GND. The internal bias of the mode pins may only place the device into a known state if the terminals float, they may not be adequate for system-level biasing during transients or noisy enviroments.

NOTE

TXD pull up strength and CAN bit timing require special consideration when these devices are used with CAN controllers with an open-drain TXD output. An adequate external pull up resistor must be used to ensure that the CAN controller output of the micrcontroller maintains adequate bit timing to the TXD input.

9.3.7.2 5 V V_{CC} with V_{IO} I/O Level Shifting (Devices with the "V" Suffix):

These devices use a 5 V V_{CC} power supply for the CAN driver and high speed receiver blocks. These transceivers have a second power supply for I/O level-shifting (V_{IO}). This supply is used to set the CMOS input thresholds of the TXD and S pins and the RXD high level output voltage. Additionally, the TXD pin is internally pulled up to V_{IO} , and the S pin is pulled low to GND.

9.4 Device Functional Modes

The device has two main operating modes: Normal mode and Silent mode. Operating mode selection is made via the S input terminal.

Table 4. Operating Modes

S Terminal	MODE	DRIVER	RECEIVER	RXD Terminal
LOW	Normal Mode	Enabled (ON)	Enabled (ON)	Mirrors Bus State ⁽¹⁾
HIGH	Silent Mode	Disabled (OFF)	Enabled (ON)	Mirrors Bus State ⁽¹⁾

⁽¹⁾ Mirrors bus state: low if CAN bus is dominant, high if CAN bus is recessive.

9.4.1 CAN Bus States

The CAN bus has two states during powered operation of the device: *dominant* and *recessive*. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the TXD and RXD terminal. A recessive bus state is when the bus is biased to V_{CC} / 2 via the high-resistance internal input resistors R_{IN} of the receiver, corresponding to a logic high on the TXD and RXD terminals.




Figure 13. Bus States (Physical Bit Representation)

9.4.2 Normal Mode

Select the *Normal mode* of device operation by setting S terminal low. The CAN driver and receiver are fully operational and CAN communication is bi-directional. The driver translates a digital input on TXD to a differential output on CANH and CANL. The receiver translates the differential signal from CANH and CANL to a digital output on RXD.

9.4.3 Silent Mode

Activate *Silent mode* by setting S terminal high. The CAN driver is disabled, preventing communication from the TXD pin to the CAN bus. The high speed receiver remains active so that CAN bus communication continues to be relayed to the RXD output pin.



9.4.4 Driver and Receiver Function Tables

Table 5. Driver Function Table

DEVICE	INP	UTS	OUTI	DRIVEN BUS	
	s ⁽¹⁾	TXD ⁽¹⁾ (2)	CANH ⁽¹⁾	CANL ⁽¹⁾	STATE
All Devices	Laranan	L	Н	L	Dominant
	L or open	H or Open	Z	Z	Recessive
	Н	Х	Z	Z	Recessive

- H = high level, L = low level, X = irrelevant, Z = common mode (recessive) bias to V_{CC} / 2. See
- Figure 13 and for bus state and common mode bias information. Devices have an internal pull up to V_{CC} or V_{IO} on TXD terminal. If the TXD terminal is open the terminal will be pulled high and the transmitter will remain in recessive (non-driven) state.

Table 6. Receiver Function Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS V _{ID} = V _{CANH} - V _{CANL}	BUS STATE	RXD TERMINAL ⁽¹⁾
	$V_{ID} \ge V_{IT+(MAX)}$	Dominant	L ⁽²⁾
Normal or Silent	$V_{\text{IT-(MIN)}} < V_{\text{ID}} < V_{\text{IT+(MAX)}}$?	? ⁽²⁾
Normal of Silent	$V_{ID} \le V_{IT-(MIN)}$	Recessive	H ⁽²⁾
	Open (V _{ID} ≈ 0 V)	Open	Н

- (1) H = high level, L = low level, ? = indeterminate.
- (2) See Receiver Electrical Characteristics section for input thresholds.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the data link layer portion of the CAN protocol. Below are typical application configurations for both 5 V and 3.3 V microprocessor applications. The bus termination is shown for illustrative purposes.

10.2 Typical Applications




Figure 14. Typical CAN Bus Application

10.2.1 Design Requirements

10.2.1.1 Bus Loading, Length and Number of Nodes

The ISO 11898-2 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A large number of nodes requires transceivers with high input impedance such as the TCAN1051 family of transceivers.

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898-2. They have made system-level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, DeviceNet and NMEA2000.

The TCAN1051 family is specified to meet the 1.5 V requirement with a 50Ω load, incorporating the worst case including parallel transceivers. The differential input resistance of the TCAN1051 family is a minimum of $30 \text{ k}\Omega$. If 100 TCAN1051 family transceivers are in parallel on a bus, this is equivalent to a 300Ω differential load worst case. That transceiver load of 300Ω in parallel with the 60Ω gives an equivalent loading of 50Ω . Therefore, the TCAN1051 family theoretically supports up to 100 transceivers on a single bus segment. However, for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 m by careful system design and datarate tradeoffs. For example CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.



Typical Applications (continued)


This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898-2 CAN standard. In using this flexibility comes the responsibility of good network design and balancing these tradeoffs.

10.2.2 Detailed Design Procedures

10.2.2.1 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_0). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that two terminations always exist on the network.

Termination may be a single $120-\Omega$ resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used. (See Figure 15). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.



Copyright © 2016, Texas Instruments Incorporated

Figure 15. CAN Bus Termination Concepts

The TCAN1051 family of transceivers have variants for both 5-V only applications and applications where level shifting is needed for a 3.3-V micrcontroller.



Typical Applications (continued)




Figure 16. Typical CAN Bus Application Using 5 V CAN Controller




Figure 17. Typical CAN Bus Application Using 3.3 V CAN Controller



Typical Applications (continued)

10.2.3 Application Curves




Figure 18. I_{CC} Dominant Current over V_{CC} Supply Voltage

SLLSET0C - OCTOBER 2016-REVISED MAY 2017



www.ti.com

11 Power Supply Requirements

These devices are designed to operate from a V_{CC} input supply voltage range between 4.5 V and 5.5 V. Some devices have an output level shifting supply input, V_{IO} , designed for a range between 3.0 V and 5.5 V. Both supply inputs must be well regulated. A bulk capacitance, typically 4.7 μ F, should be placed near the CAN transceiver's main V_{CC} supply output, and in addition a bypass capacitor, typically 0.1 μ F, should be placed as close to the device's V_{CC} and V_{IO} supply terminals. This helps to reduce supply voltage ripple present on the outputs of the switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes and traces.

12 Layout

Robust and reliable bus node design often requires the use of external transient protection device in order to protect against EFT and surge transients that may occur in industrial environments. Because ESD and transients have a wide frequency bandwidth from approximately 3 MHz to 3 GHz, high-frequency layout techniques must be applied during PCB design. The TCAN1051 family comes with high on-chip IEC ESD protection, but if higher levels of system level immunity are desired external TVS diodes can be used. TVS diodes and bus filtering capacitors should be placed as close to the on-board connectors as possible to prevent noisy transient events from propagating further into the PCB and system.



12.1 Layout Guidelines


- Place the protection and filtering circuitry as close to the bus connector, J1, to prevent transients, ESD and noise from propagating onto the board. In this layout example a transient voltage suppression (TVS) device, D1, has been used for added protection. The production solution can be either bi-directional TVS diode or varistor with ratings matching the application requirements. This example also shows optional bus filter capacitors C4 and C5. Additionally (not shown) a series common mode choke (CMC) can be placed on the CANH and CANL lines between the transceiver U1 and connector J1.
- Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.
- Use supply (V_{CC}) and ground planes to provide low inductance.

NOTE

High-frequency currents follows the path of least impedance and not the path of least resistance.

- Use at least two vias for supply (V_{CC}) and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.
- Bypass and bulk capacitors should be placed as close as possible to the supply terminals of transceiver, examples are C1, C2 on the V_{CC} supply and C6 and C7 on the V_{IO} supply.
- Bus termination: this layout example shows split termination. This is where the termination is split into two
 resistors, R6 and R7, with the center or split tap of the termination connected to ground via capacitor C3. Split
 termination provides common mode filtering for the bus. When bus termination is placed on the board instead
 of directly on the bus, additional care must be taken to ensure the terminating node is not removed from the
 bus thus also removing the termination. See the application section for information on power ratings needed
 for the termination resistor(s).
- To limit current of digital lines, serial resistors may be used. Examples are R2, R3, and R4. These are not required.
- Terminal 1: R1 is shown optionally for the TXD input of the device. If an open drain host processor is used, this is mandatory to ensure the bit timing into the device is met.
- Terminal 5: For "V" variants of the TCAN1051 family, bypass capacitors should be placed as close to the pin
 as possible (example C6 and C7). For device options without V_{IO} I/O level shifting, this pin is not internally
 connected and can be left floating or tied to any existing net, for example a split pin connection.
- Terminal 8: is shown assuming the mode terminal, S, will be used. If the device will only be used in normal mode, R4 is not needed and R5 could be used for the pull down resistor to GND.

12.2 Layout Example





13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 7. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TCAN1051-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051V-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051H-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051HV-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051G-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051GV-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051HG-Q1	Click here	Click here	Click here	Click here	Click here
TCAN1051HGV-Q1	Click here	Click here	Click here	Click here	Click here

13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.4 Trademarks

E2E is a trademark of Texas Instruments.

13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




D0008B



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SOIC



NOTES:


- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



EXAMPLE BOARD LAYOUT

D0008B

SOIC - 1.75 mm max height



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

D0008B

SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




DRB0008F



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




EXAMPLE BOARD LAYOUT

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

DRB0008F

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





14-Feb-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN1051DQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051DRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051DRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051DRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051GDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051GDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051GDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051GDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051GVDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051GVDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051GVDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051GVDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HGDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HGDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HGDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051	Samples
TCAN1051HGDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051	Samples





14-Feb-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TCAN1051HGVDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HGVDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HGVDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HGVDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HVDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HVDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HVDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051HVDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051VDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051VDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051VDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	1051V	Samples
TCAN1051VDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	1051V	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

14-Feb-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TCAN1051H-Q1, TCAN1051HG-Q1, TCAN1051HGV-Q1, TCAN1051HV-Q1:

• Catalog: TCAN1051H, TCAN1051HG, TCAN1051HGV, TCAN1051HV

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

TAPE AND REEL INFORMATION





	Α0	Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
г	D1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1051DRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051DRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051DRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051GDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051GDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051GDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051GVDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051GVDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051GVDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051HDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051HDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051HGDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HGDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HGDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051HGVDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HGVDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCAN1051HGVDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051HVDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HVDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051HVDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TCAN1051VDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051VDRBTQ1	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TCAN1051VDRQ1	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1051DRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051DRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051DRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051GDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051GDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051GDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051GVDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051GVDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051GVDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051HDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCAN1051HDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051HDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051HDRQ1	SOIC	D	8	2500	853.0	449.0	35.0
TCAN1051HGDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051HGDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051HGDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051HGVDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051HGVDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051HGVDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051HVDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051HVDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051HVDRQ1	SOIC	D	8	2500	340.5	338.1	20.6
TCAN1051VDRBRQ1	SON	DRB	8	3000	346.0	346.0	35.0
TCAN1051VDRBTQ1	SON	DRB	8	250	200.0	183.0	25.0
TCAN1051VDRQ1	SOIC	D	8	2500	340.5	338.1	20.6

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated