

For 4-way set associative cache:

	1	2	3	4	5	6	7	8
order								
block refer	0	15	18	5	1	13	15	28
cache block	0	7	2	5	x			

4.4

+) Write-allocate:

- When a write (store) miss occurs, the missed cache line is brought into the first level cache before actual writing takes place.

+) No write-allocate

- When a write miss occurs, the memory update bypasses the cache and updates the next level memory hierarchy where there is a hit.

4.5

Imagine a 4-word cache with an access pattern of 0, 1, 2, 3, 4, 0, 1, 2, 3, 4. The direct-mapped cache will have a 30% hit rate while the LRU fully associative cache will have a 0% hit rate.

4.6

When a word is loaded from main memory, adjacent words are loaded into the cache line. Spatial locality says that these adjacent bytes are likely to be used. A common example is iterating through elements in an array.

4.7

Advantages:

1) Improved Performance: A physically-tagged

L1 cache performs memory accesses based on physical addresses. When using logical indexing, it can perform accesses based on logical addresses, which can help improve performance in certain cases.

2) Reduced Tag complexity. In a physically-indexed and physically-tagged L1 cache, synchronizing access operations across different threads can require more complex management. Logical indexing can reduce this complexity.

4.8

A case where LRU would be expected to outperform random replacement is a randomly-accessed tree structure that is too large to fit in the cache. The LRU policy will do a better job of keeping the root of the tree in the cache and those nodes of the tree are accessed more often.

4.9

One pathological case for LRU would be an application that makes multiple sequential passes through a data set that is slightly too large to fit in the cache. The LRU policy will result in a 0% cache hit rate, while under random replacement the hit rate will be high.

4.10

- a) Miss
- b) HIT
- c) Miss

4.11

We have

$$EAT = 0,9 \cdot 10 \cdot 10000 + 0,8 \cdot 100$$

$$\begin{aligned} EAT &= \text{cache hit} \cdot T_{\text{cache}} + \text{cache miss} \cdot (\text{memory hit} \cdot (T_{\text{cache}} + T_{\text{memory}}) \\ &\quad + \text{memory miss} \cdot (T_{\text{cache}} + T_{\text{memory}})) \\ &= 0,9 \cdot 10 + 0,1 (0,8 (10 + 100) + 0,2 (10 + 1000)) \\ &= 220 \text{ ns} \end{aligned}$$

4.12

Memory size : M (bytes)

Cache size : C (bytes)

Block size : B (bytes)

we have

$$M = 256 \cdot C$$

$$M = 8 \cdot 1024 \cdot 1024 \cdot 1024$$

$$\text{Number block in cache } N = 256 \text{ K block}$$

$$= 256 \cdot 1024 \text{ block}$$

$$C = M/256 = \frac{8 \cdot 1024 \cdot 1024 \cdot 1024}{256}$$

$$\begin{aligned} \Rightarrow \text{Block size} &= \frac{C}{N} = \frac{8 \cdot 1024 \cdot 1024 \cdot 1024}{256 \cdot 1024 \cdot 256} \\ &= 128 \text{ bytes} \end{aligned}$$

4.13

4.14

Time for 16 blocks without cache is
 $16 \times 25 \text{ ms} = 400 \text{ ms}$

In case having cache

$$\rightarrow 16 \times 2 + M \times 16 \times 25 < 400 \text{ ms}$$

$$\Rightarrow M \times 16 < \frac{400 - 32}{25}$$

$$M \times 16 < 14,72$$

$$\Rightarrow \text{Cache hit rate is more than } \frac{16 - 14,72}{16} = 8\%$$

5.2

4.3

a) Here a main memory access is a memory store operation. So we will consider both cases i.e. all stores are L1 miss all stores are not L1 miss.

$$\begin{aligned} \text{All stores are not L1 miss} &= (\text{L1 miss rate}) \times (\text{L2 miss rate}) \\ &= 0,17 \cdot 0,12 = 0,0204\% \end{aligned}$$

All stores are L1 miss =

$$= (1\% \text{ data references that read ops})$$

$$\times (\text{L2 miss rate}) + (1\% \text{ data ref that are writes})$$

$$\times (\text{L1 miss rate}) \times (\text{L2 miss rate})$$

$$= 0,6 \cdot 0,12 + 0,5 \cdot 0,17 \cdot 0,12$$

$$= 0,06 + 0,042 = 0,102 = 10,2\%$$

$$b) \text{ Data} = 8 \text{ Kbytes} / 8 = 1024 \text{ bytes} = 2^{10} = 10 \text{ bits}$$

$$\text{Instruction} = 4 \text{ Kbytes} / 8 = 512 \text{ bytes} = 2^9 = 9 \text{ bits}$$

$$\text{L2} = 2 \text{ M} / 32 = 64 \text{ Kbytes} = 32 \text{ Ksets} = 2^{15} = 15 \text{ bits}$$

c) longest possible memory access will be when L1 miss + L2 miss + write back to main memory

So, total cycles = $1 + 10 + 2 \times 101 = 213$ cycles

d) If you did not treat all stores as L1 miss then

$$(\text{Avg memory access time})_{\text{total}} = \left(\frac{1}{1.3}\right) \text{avg mem access} + \frac{0.5}{1.3}$$

$$\text{avg mem access time} = (L_1 \text{ hit time}) + (L_1 \text{ miss rate}) \times [(L_2 \text{ hit time} + L_2 \text{ miss rate}) \times \dots]$$

$$\text{inst} = 1 + 0.02(10 + 0.10 \cdot 1.5 \cdot 101) = 1.503$$

$$\text{data} = 1 + 0.17(10 + 0.10 \cdot 1.5 \cdot 101) = 5.276$$

$$\text{total} = \frac{1}{1.3} \cdot 1.503 + \frac{0.5}{1.3} \cdot 5.276 = 3.8$$

6.3

T = Transfer time

π : rotation speed

N = Number byte on track

$$T = \frac{b}{\pi \cdot N}$$

$$b = 1 \text{ MB} = 2^{20} \text{ bytes}$$

$$\pi = 15000 \text{ (rotation per min)}$$

$$N = 512 \text{ bytes per sec} \times 400 \text{ sec per track} = 204800 \text{ bytes per track}$$

$$\pi = \frac{15000 \text{ (rotation per min)}}{60000 \text{ (ms per min)}} = 0.25 \text{ (rotation / ms)}$$

$$\Rightarrow T = \frac{2^{20} \text{ (bytes)}}{0,25 \text{ (rps/ms)} \cdot 204800 \text{ (byte/track)}}$$

$$= 20,48 \text{ ms}$$

b)

$$T_a = T_s + \frac{1}{2\pi} + T$$

$$= 4 + 2 + 20,48 = 26,508 \text{ ms}$$

c) Rotation delay = $\frac{1}{2\pi} = 2 \text{ ms}$ (average 180 degree)

d) ~~Total~~ Total time to read 1 sector (512 Bytes)

$$= \text{seek time} + \text{rotational delay} + \text{transfer time}$$

$$= 4 \text{ ms} + 2 \text{ ms} + \frac{512}{0,25 \cdot 204800} = 6,01 \text{ ms}$$

e) 10 ms

6.4.

512 bytes \times 1024 sectors = 0,5 MB / track
 Multiplying by 2048 track \Rightarrow / platter give 1 GB / platter

Block refon	0	15	18	5	1	13	15	26
Block code	0	17	2	5	1	5	7	12
Block 4-way	0							

5.2

in the throughput out of each bank is $80 \cdot 10^6 \text{ ops/s}$

4 banks \Rightarrow The peak throughput for in. memory system is

$$4 \cdot 80 \cdot 10^6 = 320 \cdot 10^6 \text{ operation/s}$$

$$\Rightarrow \text{Peak data rate} = 1,28 \cdot \text{byte/s}$$

5.3.

a) Each bank can handle one operation / cycle, so the peak throughput is 2 operation / cycle.

b) At the start each cycle, both banks are ready to accept requests. Therefore, the processor will always be able to execute at least one memory request per cycle. On average, the second memory request will target the same memory bank as first request half the time, and will have to wait for the next cycle. The other 50% of the time the two requests target different banks and can be executed simultaneously. Therefore the processor is able to execute on average 1.5 operations / cycle.

c) Each memory bank can execute 1 operation / every 10ns (100×10^9 ops/s).

\Rightarrow The average data rate is $1.5 \times 800 \times 10^6$
 $= 1.2 \cdot 10^9$ bytes/s

5.4.

a) SRAM is better choice

b) DRAM is better choice