

```
// if multiple CPU cores are detected, it tries to benchmark on each core.
    // This is aimed at big.LITTLE systems.
    //
22
    // This program is entirely self-contained, and can be compiled manually
    // such as suggested in the command lines below.
    // It currently supports only Android/ARM but would trivially generalize to
24
    // other OSes (it's mostly standard POSIX) or architectures (each kernel
    // targets a specific architecture, one may simply add more).
26
27
    /*
28
    Build and run this benchmark on Android/ARM/32bit:
    export CXX=~/android/toolchains/arm-linux-androideabi/bin/arm-linux-androideabi-clang++
    $CXX -fPIE -static -03 --std=c++11 neon-gemm-kernel-benchmark.cc -o benchmark -mfloat-abi=softfp -mfpu=neon-vfpv4 && adb push b€
31
    Build and run this benchmark on Android/ARM/64bit:
    export CXX=~/android/toolchains/aarch64-linux-android/bin/aarch64-linux-android-clang++
34
    $CXX -fPIE -static -03 --std=c++11 neon-gemm-kernel-benchmark.cc -o benchmark && adb push benchmark /data/local/tmp && adb shell
    */
    #include <sched.h>
    #include <unistd.h>
40
    #include <type_traits>
41
    #include <random>
42
    #include <algorithm>
43
    #include <cstdint>
    #include <iostream>
45
    #include <cstdlib>
46
    #include <cassert>
47
48
    #ifdef PRINT_CPUFREQ
49
    #include <fstream>
    #include <sstream>
51
    #include <string>
    #endif
54
```

```
#if !defined __arm__ && !defined __aarch64__
    #error This benchmark assumes ARM (for inline assembly sections).
    #endif
    // Typically one wants to fit in L1 cache, and GEMM implementations
    // are carefully optimized to tune their access patterns to that effect.
60
    // Most devices have at least 16k of L1 cache. The Kraits have exactly 16k.
    const int kDefaultCacheSizeK = 16;
63
    const int kCacheLineSize = 64;
64
    // BEGIN code copied from gemmlowp/internal/kernel.h
67
    // Explanation of general gemmlowp terminology
    //
    // We use the following abbreviations:
    // LHS = "left-hand side"
    // RHS = "right-hand side"
    // Sometimes when referring to either LHS or RHS, we just say a "Side".
75
    //
    // In a matrix product of a MxK matrix times a KxN matrix,
    // we call K the 'depth'. Note that M is the number of rows
    // of the result (and of the LHS), and N is the number of columns
    // of the result (and of the RHS).
79
80
    //
    // In each of the LHS and RHS matrices, we call 'width' the
    // other dimension, besides the depth. So in the LHS, 'width'
    // is the number of rows, while in the RHS, 'width' is the number
    // of columns.
84
    //
    // So in the LHS MxK matrix, the depth is K and the width in M.
    // And in the RHS KxN matrix, the depth is K and the width in N.
    // This is illustrated in this picture:
   //
```

```
//
                                  RHS width
 91
                              <---->
     //
94
                                     RHS
                                               | | Depth
                             +----+ V
                       ^ +--+ +-----+
     //
97
                       | | | | |
     //
             LHS width | |H | |
                                    Result
98
                       | |S | |
99
                       v +--+ +-----+
     //
                         Depth
104
     // Explanation of gemmlowp kernel formats and "cells"
     //
     // Kernels operate on small LHS and RHS blocks that fit in registers.
     // These blocks are stored contiguously in memory, but not always
     // in a traditional column-major or row-major order; instead,
     // they consist of a number of sub-blocks, which we call "cells",
     // that are stored in column-major or row-major order. However,
     // what really matters to us is not so much rows vs columns, but
     // rather width vs depth. So we refer to "width-major" and "depth-major"
113
     // storage orders. In the LHS, width-major means row-major,
114
     // while in the RHS, width-major means column-major.
115
     // There is also a third possibility, "diagonal order",
     // which is unused at the moment.
117
     //
118
119
     // We aim to treat both sides, LHS and RHS, on an equal footing,
     // so we call them both 'sides'. A KernelFormat thus is just a pair
     // of KernelSideFormat's, one for LHS and one for RHS; each KernelSideFormat
     // contains a CellFormat and a number of cells; cells are only ever
     // stacked in the width dimension, which means stacked vertically in the
123
     // LHS and stacked horizondally in the RHS.
124
     //
    // Example
```

```
// =====
     //
128
     // Let's work out the data layout expected by a kernel having the
129
     // following format (the struct names here are defined below in this file):
     //
131
     // KernelFormat<
          KernelSideFormat<CellFormat<3, 4>, 3>,
          KernelSideFormat<CellFormat<5, 4>, 2>
134
     // >
136
     //
     // The LHS format, KernelSideFormat<CellFormat<3, 4>, 3>, means:
     // 3 cells, each cell having dimensions (width=3, depth=4), laid out in
139
     // DepthMajor order (the default value, see CellFormat). In the LHS,
     // DepthMajor means column-major, so the LHS cells are of size 3x4 in
140
     // column-major order, so the LHS layout is:
     //
142
143
     // 0 3 6 9
144
     // 1 4 7 10
     // 2 5 8 11
     // 12 15 18 21
147
     // 13 16 19 22
     // 14 17 20 23
148
     // 24 27 30 33
149
     // 25 28 31 34
     // 26 29 32 35
151
     //
     // The RHS format, KernelSideFormat<CellFormat<5, 4>, 2>, means:
153
     // 2 cells each having dimensions (width=5, depth=4), laid out in
154
     // DepthMajor order (the default value, see CellFormat). In the RHS,
     // DepthMajor means row-major, so the RHS cells are of size 4x5 in
     // row-major order, so the RHS layout is:
158
     //
     // 0 1 2 3 4 20 21 22 23 24
     // 5 6 7 8 9 25 26 27 28 29
     // 10 11 12 13 14 30 31 32 33 34
     // 15 16 17 18 19 35 36 37 38 39
```

```
164
     // CellOrder enumerates the possible storage orders (=layouts) for
     // a cell (see explanation above).
     enum class CellOrder { DepthMajor, WidthMajor, Diagonal };
     // CellFormat describes how data is laid
     // out in a cell. That is, a CellOrder together with actual dimensions.
     template <int tWidth, int tDepth, CellOrder tOrder>
170
171
     struct CellFormat {
172
       static const int kWidth = tWidth;
173
       static const int kDepth = tDepth;
174
       static const CellOrder kOrder = tOrder;
175
176
       static const int kSize = kWidth * kDepth;
177 };
178
179
     // KernelSideFormat describes how data is laid out in a kernel side
     // (i.e. LHS or RHS). That is, a CellFormat together with a number of
     // cells. These cells are always stacked in the Width dimension.
     // For example, in the LHS case, the Width dimension is the rows dimension,
     // se we're saying that in the LHS, cells are stacked vertically.
     // We never stack cells in the Depth dimension.
184
     template <typename tCellFormat, int tCells>
     struct KernelSideFormat {
187
       typedef tCellFormat Cell;
188
       static const int kCells = tCells;
       static const int kWidth = kCells * Cell::kWidth;
       static const int kDepth = Cell::kDepth;
191
     };
     // KernelFormat describes fully the input data layout that a kernel expects.
     // It consists of two KernelSideFormat's, one for LHS and one for RHS.
194
     template <typename tLhs, typename tRhs>
     struct KernelFormat {
       typedef tLhs Lhs;
198
       typedef tRhs Rhs;
```

```
199
       static_assert(Lhs::Cell::kDepth == Rhs::Cell::kDepth, "");
       static const int kDepth = Lhs::Cell::kDepth;
       static const int kRows = Lhs::Cell::kWidth * Lhs::kCells;
       static const int kCols = Rhs::Cell::kWidth * Rhs::kCells;
204
     };
     inline const char* CellOrderName(CellOrder o) {
206
       switch (o) {
208
         case CellOrder::DepthMajor:
           return "DepthMajor";
         case CellOrder::WidthMajor:
211
           return "WidthMajor";
         case CellOrder::Diagonal:
           return "Diagonal";
213
214
         default:
           assert(false);
           return nullptr;
216
217
       }
218
     }
219
     // Returns the offset into a cell, at which a given coefficient is stored.
     template <typename CellFormat>
221
222
     inline int OffsetIntoCell(int w, int d) {
223
       switch (CellFormat::kOrder) {
224
         case CellOrder::DepthMajor:
           return w + d * CellFormat::kWidth;
226
         case CellOrder::WidthMajor:
227
           return d + w * CellFormat::kDepth;
228
         case CellOrder::Diagonal:
229
           assert(CellFormat::kWidth == CellFormat::kDepth);
           static const int size = CellFormat::kWidth;
           return ((size + w - d) * size + d) % (size * size);
          default:
           assert(false);
234
           return 0;
```

```
}
238
     // END code copied from gemmlowp/internal/kernel.h
239
240
     #ifdef __arm__
241
     // This is the current standard kernel in gemmlowp, see:
     // https://github.com/google/gemmlowp/blob/b1e2a29ff866680028f3080efc244e10e8dd7f46/internal/kernel_neon.h#L33
243
     struct NEON_32bit_GEMM_Uint80perands_Uint32Accumulators {
244
       typedef std::uint8_t OperandType;
246
       typedef std::uint32_t AccumulatorType;
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 2, CellOrder::DepthMajor>, 3>,
248
                            KernelSideFormat<CellFormat<4, 2, CellOrder::DepthMajor>, 1> >
           Format;
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
251
         asm volatile(
           // Load accumulators
253
           "mov r0, %[accum_ptr]\n"
254
           "vld1.32 {d8, d9}, [r0]!\n"
           "vld1.32 {d16, d17}, [r0]!\n"
           "vld1.32 {d24, d25}, [r0]!\n"
           "vld1.32 {d10, d11}, [r0]!\n"
           "vld1.32 {d18, d19}, [r0]!\n"
           "vld1.32 {d26, d27}, [r0]!\n"
259
           "vld1.32 {d12, d13}, [r0]!\n"
261
           "vld1.32 {d20, d21}, [r0]!\n"
           "vld1.32 {d28, d29}, [r0]!\n"
           "vld1.32 {d14, d15}, [r0]!\n"
264
           "vld1.32 {d22, d23}, [r0]!\n"
           "vld1.32 {d30, d31}, [r0]!\n"
266
           "loop_%=:\n"
           // Overview of register layout:
268
270
           // A 2x4 cell of Rhs is stored in 16bit in d0--d1 (q0).
```

```
// A 12x2 block of 3 4x2 cells Lhs is stored in 16bit in d2--d7
271
           // (q1--q3).
273
           // A 12x4 block of accumulators is stored in 32bit in q4--q15.
274
           //
           //
275
                               +----+
276
           //
                               |d0[0]|d0[1]|d0[2]|d0[3]|
           //
                          Rhs +----+
277
278
           //
                               |d1[0]|d1[1]|d1[2]|d1[3]|
           //
279
                               +----+
           //
           //
           //
           //
                Lhs
284
           //
286
               |d2|d3|
                                    | q5
               |d2|d3|
                                    | q5
                                                | q7 |
               |d2|d3|
                                    | q5
289
               |d2|d3|
                               | q4
                                    | q5
                                          | q6
               |d4|d5|
                                          | q10 | q11 |
                                    | q9
               |d4|d5|
                                    | q9
                                            q10 | q11 |
293
              |d4|d5|
                               | q8
                                    | q9
                                          | q10 | q11 |
294
               |d4|d5|
                               | q8
                                    | q9
                                          | q10 | q11 |
           // +--+--+
               |d6|d7| | |
                               | q12 | q13 | q14 | q15 |
               |d6|d7|
                               | q12 | q13 |
                                            q14 | q15 |
           // |d6|d7|
                               | q12 | q13 | q14 | q15 |
299
               |d6|d7|
                               | q12 | q13 | q14 | q15 |
           //
           //
                                       Accumulator
304
           // Load 1 Rhs cell of size 2x4
           "vld1.8 {d0}, [%[rhs_ptr]]!\n"
306
```

```
// Load 3 Lhs cells of size 4x2 each
308
           "vld1.8 {d2}, [%[lhs_ptr]]!\n"
           "vld1.8 {d4}, [%[lhs_ptr]]!\n"
309
           "vld1.8 {d6}, [%[lhs_ptr]]!\n"
311
           // Expand Lhs/Rhs cells to 16 bit.
           "vmovl.u8 q0, d0\n"
314
           "vmovl.u8 q1, d2\n"
315
           "vmovl.u8 q2, d4\n"
316
           "vmovl.u8 q3, d6\n"
           // Multiply-accumulate, level of depth 0
318
           "vmlal.u16 q4, d2, d0[0]\n"
           "vmlal.u16 q5, d2, d0[1]\n"
321
           "vmlal.u16 q6, d2, d0[2]\n"
           "vmlal.u16 q7, d2, d0[3]\n"
           "vmlal.u16 q8, d4, d0[0]\n"
324
           "vmlal.u16 q9, d4, d0[1]\n"
           "vmlal.u16 q10, d4, d0[2]\n"
326
           "vmlal.u16 q11, d4, d0[3]\n"
           "vmlal.u16 q12, d6, d0[0]\n"
328
           "vmlal.u16 q13, d6, d0[1]\n"
329
           "vmlal.u16 q14, d6, d0[2]\n"
           "vmlal.u16 q15, d6, d0[3]\n"
           // Multiply-accumulate, level of depth 1
           "vmlal.u16 q4, d3, d1[0]\n"
334
            "vmlal.u16 q5, d3, d1[1]\n"
           "vmlal.u16 q6, d3, d1[2]\n"
           "vmlal.u16 q7, d3, d1[3]\n"
           "vmlal.u16 q8, d5, d1[0]\n"
338
           "vmlal.u16 q9, d5, d1[1]\n"
339
           "vmlal.u16 q10, d5, d1[2]\n"
           "vmlal.u16 q11, d5, d1[3]\n"
           "vmlal.u16 q12, d7, d1[0]\n"
            "vmlal.u16 q13, d7, d1[1]\n"
```

```
343
           "vmlal.u16 q14, d7, d1[2]\n"
344
           "vmlal.u16 q15, d7, d1[3]\n"
345
346
           // Loop. Decrement loop index (depth) by 2, since we just handled 2
           // levels of depth.
347
348
           "subs %[depth], #2\n"
           "bne loop_%=\n"
350
351
           // Store accumulators
           "mov r0, %[accum_ptr]\n"
           "vst1.32 {d8, d9}, [r0]!\n"
354
           "vst1.32 {d16, d17}, [r0]!\n"
           "vst1.32 {d24, d25}, [r0]!\n"
356
           "vst1.32 {d10, d11}, [r0]!\n"
           "vst1.32 {d18, d19}, [r0]!\n"
358
           "vst1.32 {d26, d27}, [r0]!\n"
359
           "vst1.32 {d12, d13}, [r0]!\n"
           "vst1.32 {d20, d21}, [r0]!\n"
361
           "vst1.32 {d28, d29}, [r0]!\n"
           "vst1.32 {d14, d15}, [r0]!\n"
           "vst1.32 {d22, d23}, [r0]!\n"
364
           "vst1.32 {d30, d31}, [r0]!\n"
           : // outputs
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
           [depth] "+r"(depth)
367
368
           : // inputs
369
           [accum_ptr] "r"(accum_ptr)
           : // clobbers
371
           "cc", "memory", "r0",
372
           "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
           "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
374
           "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
375
           "d31");
376
       }
     };
378
```

```
// This is Maciek Chociej's fast kernel not expanding operands,
     // from gemmlowp/meta/. Search for
     //
             mul_3x8_3x8_int32_lhsadd_rhsadd
     // in this file:
     // https://raw.githubusercontent.com/google/gemmlowp/e4b9d858b6637d5d0058bfa3d869d2b95864251b/meta/single_thread_gemm.h
     struct NEON_32bit_GEMM_Uint8Operands_Uint32Accumulators_noexpand {
384
       typedef std::uint8_t OperandType;
       typedef std::uint32_t AccumulatorType;
387
       typedef KernelFormat<KernelSideFormat<CellFormat<3, 8, CellOrder::WidthMajor>, 1>,
388
                             KernelSideFormat<CellFormat<3, 8, CellOrder::WidthMajor>, 1> >
           Format;
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
391
          asm volatile(
           // Clear aggregators.
           "vmov.i32 q0, #0\n"
394
           "vmov.i32 q1, #0\n"
           "vmov.i32 q2, #0\n"
           "vmov.i32 q3, q0\n"
           "vmov.i32 q4, q1\n"
398
           "vmov.i32 q5, q2\n"
           "vmov.i32 q6, q3\n"
400
           "vmov.i32 q7, q4\n"
           "vmov.i32 q8, q5\n"
           // Loop head
403
404
           "loop %=:\n"
405
           // Subtract counter.
           "subs %[depth], %[depth], #8\n"
408
409
           "vld1.8 {d18, d19, d20}, [%[rhs_ptr]]!\n"
410
           "vld1.8 {d21, d22, d23}, [%[lhs_ptr]]!\n"
           "vmull.u8 q12, d18, d21\n"
411
412
           "vmull.u8 q13, d18, d22\n"
           "vmull.u8 q14, d18, d23\n"
413
414
           "vmull.u8 q15, d19, d21\n"
```

```
415
            "vpadal.u16 q0, q12\n"
            "vpadal.u16 q1, q13\n"
416
417
            "vpadal.u16 q2, q14\n"
418
            "vpadal.u16 q3, q15\n"
419
            "vmull.u8 q12, d19, d22\n"
420
            "vmull.u8 q13, d19, d23\n"
            "vmull.u8 q14, d20, d21\n"
421
422
            "vmull.u8 q15, d20, d22\n"
423
            "vmull.u8 q9, d20, d23\n"
424
            "vpadal.u16 q4, q12\n"
425
            "vpadal.u16 q5, q13\n"
            "vpadal.u16 q6, q14\n"
426
427
            "vpadal.u16 q7, q15\n"
428
            "vpadal.u16 q8, q9\n"
429
            // Loop branch
430
            "bne loop_%=\n"
431
432
433
           // Horizontal reduce aggregators, step 1
434
            "vpadd.u32 d0, d0, d1\n"
435
            "vpadd.u32 d2, d2, d3\n"
436
            "vpadd.u32 d4, d4, d5\n"
437
            "vpadd.u32 d6, d6, d7\n"
438
            "vpadd.u32 d8, d8, d9\n"
439
            "vpadd.u32 d10, d10, d11\n"
440
            "vpadd.u32 d12, d12, d13\n"
441
            "vpadd.u32 d14, d14, d15\n"
442
            "vpadd.u32 d16, d16, d17\n"
443
444
            // Horizontal reduce aggregators, step 2
445
            "vpadd.u32 d0, d0, d2\n"
446
            "vpadd.u32 d1, d4, d4\n"
447
            "vpadd.u32 d6, d6, d8\n"
448
            "vpadd.u32 d7, d10, d10\n"
449
            "vpadd.u32 d12, d12, d14\n"
450
            "vpadd.u32 d13, d16, d16\n"
```

```
451
            // Load accumulators
452
453
            "mov r0, %[accum_ptr]\n"
454
           "vld1.32 {d2}, [r0]!\n"
455
            "vld1.32 {d3[0]}, [r0]!\n"
456
457
           "vld1.32 {d8}, [r0]!\n"
            "vld1.32 {d9[0]}, [r0]!\n"
458
459
460
            "vld1.32 {d14}, [r0]!\n"
            "vld1.32 {d15[0]}, [r0]!\n"
461
462
           // Accumulate
464
            "vadd.s32 q0, q0, q1\n"
            "vadd.s32 q3, q3, q4\n"
466
            "vadd.s32 q6, q6, q7\n"
467
           // Store accumulators
469
            "mov r0, %[accum_ptr]\n"
           "vst1.32 {d0}, [r0]!\n"
470
471
            "vst1.32 {d1[0]}, [r0]!\n"
472
473
            "vst1.32 {d6}, [r0]!\n"
474
            "vst1.32 {d7[0]}, [r0]!\n"
475
476
           "vst1.32 {d12}, [r0]!\n"
477
            "vst1.32 {d13[0]}, [r0]!\n"
            : // outputs
478
479
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
           [depth] "+r"(depth)
480
481
            : // inputs
            [accum_ptr] "r"(accum_ptr)
            : // clobbers
483
           "cc", "memory", "r0",
484
           "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
485
            "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
```

```
487
           "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
488
           "d31");
       }
489
490
     };
491
492
493
     // We don't actually use int32*int32 in production. This is just an
     // experiment to help dissociate the effect of integer-vs-float, from the
494
495
     // effect of operands width.
496
     struct NEON_32bit_GEMM_Int32_WithScalar {
497
       typedef std::int32_t OperandType;
498
       typedef std::int32_t AccumulatorType;
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
                             KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
           Format;
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
         asm volatile(
           // Load accumulators
504
           "mov r0, %[accum_ptr]\n"
           "vld1.32 {d8, d9}, [r0]!\n"
           "vld1.32 {d16, d17}, [r0]!\n"
508
           "vld1.32 {d24, d25}, [r0]!\n"
           "vld1.32 {d10, d11}, [r0]!\n"
510
           "vld1.32 {d18, d19}, [r0]!\n"
511
           "vld1.32 {d26, d27}, [r0]!\n"
           "vld1.32 {d12, d13}, [r0]!\n"
513
           "vld1.32 {d20, d21}, [r0]!\n"
           "vld1.32 {d28, d29}, [r0]!\n"
514
515
           "vld1.32 {d14, d15}, [r0]!\n"
516
           "vld1.32 {d22, d23}, [r0]!\n"
           "vld1.32 {d30, d31}, [r0]!\n"
518
519
           "loop_%=:\n"
521
           // Load 1 Rhs cell of size 1x4
522
           "vld1.32 {d0, d1}, [%[rhs_ptr]]!\n"
```

```
523
524
           // Load 3 Lhs cells of size 4x1 each
525
            "vld1.32 {d2, d3}, [%[lhs_ptr]]!\n"
526
            "vld1.32 {d4, d5}, [%[lhs_ptr]]!\n"
527
            "vld1.32 {d6, d7}, [%[lhs_ptr]]!\n"
528
529
            // Multiply-accumulate
            "vmla.s32 q4, q1, d0[0]\n"
531
            "vmla.s32 q5, q1, d0[1]\n"
532
            "vmla.s32 q6, q1, d1[0]\n"
            "vmla.s32 q7, q1, d1[1]\n"
534
            "vmla.s32 q8, q2, d0[0]\n"
            "vmla.s32 q9, q2, d0[1]\n"
536
            "vmla.s32 q10, q2, d1[0]\n"
            "vmla.s32 q11, q2, d1[1]\n"
538
            "vmla.s32 q12, q3, d0[0]\n"
539
            "vmla.s32 q13, q3, d0[1]\n"
            "vmla.s32 q14, q3, d1[0]\n"
541
            "vmla.s32 q15, q3, d1[1]\n"
543
           // Loop. Decrement loop index (depth) by 1, since we just handled 1
544
           // level of depth.
            "subs %[depth], #1\n"
            "bne loop_%=\n"
547
           // Store accumulators
548
549
            "mov r0, %[accum_ptr]\n"
            "vst1.32 {d8, d9}, [r0]!\n"
551
            "vst1.32 {d16, d17}, [r0]!\n"
            "vst1.32 {d24, d25}, [r0]!\n"
            "vst1.32 {d10, d11}, [r0]!\n"
554
            "vst1.32 {d18, d19}, [r0]!\n"
            "vst1.32 {d26, d27}, [r0]!\n"
            "vst1.32 {d12, d13}, [r0]!\n"
            "vst1.32 {d20, d21}, [r0]!\n"
558
            "vst1.32 {d28, d29}, [r0]!\n"
```

```
559
           "vst1.32 {d14, d15}, [r0]!\n"
           "vst1.32 {d22, d23}, [r0]!\n"
           "vst1.32 {d30, d31}, [r0]!\n"
           : // outputs
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
564
           [depth] "+r"(depth)
           : // inputs
           [accum_ptr] "r"(accum_ptr)
           : // clobbers
568
           "cc", "memory", "r0",
           "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
           "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
570
571
           "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
572
           "d31");
       }
574
     };
     // Not very efficient kernel, just an experiment to see what we can do
576
     // without using NEON multiply-with-scalar instructions.
578
     struct NEON_32bit_GEMM_Float32_MLA_WithVectorDuplicatingScalar {
579
       typedef float OperandType;
       typedef float AccumulatorType;
581
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
                            KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
           Format;
584
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
         asm volatile(
           // Load accumulators
           "mov r0, %[accum_ptr]\n"
588
           "vld1.32 {d8, d9}, [r0]!\n"
           "vld1.32 {d16, d17}, [r0]!\n"
           "vld1.32 {d24, d25}, [r0]!\n"
           "vld1.32 {d10, d11}, [r0]!\n"
           "vld1.32 {d18, d19}, [r0]!\n"
           "vld1.32 {d26, d27}, [r0]!\n"
594
           "vld1.32 {d12, d13}, [r0]!\n"
```

```
"vld1.32 {d20, d21}, [r0]!\n"
           "vld1.32 {d28, d29}, [r0]!\n"
597
           "vld1.32 {d14, d15}, [r0]!\n"
           "vld1.32 {d22, d23}, [r0]!\n"
           "vld1.32 {d30, d31}, [r0]!\n"
599
           "loop_%=:\n"
602
603
           // Load 3 Lhs cells of size 4x1 each
604
           "vld1.32 {d2, d3}, [%[lhs_ptr]]!\n"
           "vld1.32 {d4, d5}, [%[lhs_ptr]]!\n"
           "vld1.32 {d6, d7}, [%[lhs_ptr]]!\n"
608
           // Multiply-accumulate
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
610
           "vmla.f32 q4, q1, q0\n"
611
           "vmla.f32 q8, q2, q0\n"
612
           "vmla.f32 q12, q3, q0\n"
613
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
614
           "vmla.f32 q5, q1, q0\n"
615
           "vmla.f32 q9, q2, q0\n"
616
           "vmla.f32 q13, q3, q0\n"
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
617
           "vmla.f32 q6, q1, q0\n"
618
           "vmla.f32 q10, q2, q0\n"
619
620
           "vmla.f32 q14, q3, q0\n"
621
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
622
            "vmla.f32 q7, q1, q0\n"
623
           "vmla.f32 q11, q2, q0\n"
624
           "vmla.f32 q15, q3, q0\n"
625
626
           // Loop. Decrement loop index (depth) by 1, since we just handled 1
           // level of depth.
627
628
           "subs %[depth], #1\n"
629
           "bne loop_%=\n"
630
```

```
631
           // Store accumulators
632
           "mov r0, %[accum_ptr]\n"
633
           "vst1.32 {d8, d9}, [r0]!\n"
634
           "vst1.32 {d16, d17}, [r0]!\n"
           "vst1.32 {d24, d25}, [r0]!\n"
           "vst1.32 {d10, d11}, [r0]!\n"
637
           "vst1.32 {d18, d19}, [r0]!\n"
           "vst1.32 {d26, d27}, [r0]!\n"
638
           "vst1.32 {d12, d13}, [r0]!\n"
640
           "vst1.32 {d20, d21}, [r0]!\n"
641
           "vst1.32 {d28, d29}, [r0]!\n"
642
           "vst1.32 {d14, d15}, [r0]!\n"
           "vst1.32 {d22, d23}, [r0]!\n"
644
           "vst1.32 {d30, d31}, [r0]!\n"
           : // outputs
646
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
647
           [depth] "+r"(depth)
           : // inputs
           [accum_ptr] "r"(accum_ptr)
           : // clobbers
651
           "cc", "memory", "r0",
           "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
           "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
           "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
654
           "d31");
655
       }
     };
657
     // Not very efficient kernel, just an experiment to see what we can do
     // without using NEON multiply-with-scalar instructions.
     // This variant is relevant as on ARMv7 FMA does not have a with-scalar variant.
     struct NEON_32bit_GEMM_Float32_FMA_WithVectorDuplicatingScalar {
       typedef float OperandType;
663
664
       typedef float AccumulatorType;
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
666
                             KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
```

```
667
           Format;
668
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
         asm volatile(
669
670
           // Load accumulators
671
           "mov r0, %[accum_ptr]\n"
672
           "vld1.32 {d8, d9}, [r0]!\n"
673
           "vld1.32 {d16, d17}, [r0]!\n"
           "vld1.32 {d24, d25}, [r0]!\n"
674
675
           "vld1.32 {d10, d11}, [r0]!\n"
676
           "vld1.32 {d18, d19}, [r0]!\n"
677
           "vld1.32 {d26, d27}, [r0]!\n"
678
           "vld1.32 {d12, d13}, [r0]!\n"
679
           "vld1.32 {d20, d21}, [r0]!\n"
680
           "vld1.32 {d28, d29}, [r0]!\n"
           "vld1.32 {d14, d15}, [r0]!\n"
           "vld1.32 {d22, d23}, [r0]!\n"
           "vld1.32 {d30, d31}, [r0]!\n"
684
685
           "loop_%=:\n"
           // Load 3 Lhs cells of size 4x1 each
688
           "vld1.32 {d2, d3}, [%[lhs_ptr]]!\n"
           "vld1.32 {d4, d5}, [%[lhs_ptr]]!\n"
           "vld1.32 {d6, d7}, [%[lhs_ptr]]!\n"
691
           // Multiply-accumulate
693
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
           "vfma.f32 q4, q1, q0\n"
694
           "vfma.f32 q8, q2, q0\n"
           "vfma.f32 q12, q3, q0\n"
697
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
698
           "vfma.f32 q5, q1, q0\n"
           "vfma.f32 q9, q2, q0\n"
           "vfma.f32 q13, q3, q0\n"
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
           "vfma.f32 q6, q1, q0\n"
```

```
"vfma.f32 q10, q2, q0\n"
           "vfma.f32 q14, q3, q0\n"
704
           "vld1.32 {d0[], d1[]}, [%[rhs_ptr]]!\n"
           "vfma.f32 q7, q1, q0\n"
           "vfma.f32 q11, q2, q0\n"
           "vfma.f32 q15, q3, q0\n"
708
           // Loop. Decrement loop index (depth) by 1, since we just handled 1
710
711
           // level of depth.
           "subs %[depth], #1\n"
           "bne loop_%=\n"
714
           // Store accumulators
716
           "mov r0, %[accum_ptr]\n"
717
           "vst1.32 {d8, d9}, [r0]!\n"
718
           "vst1.32 {d16, d17}, [r0]!\n"
719
           "vst1.32 {d24, d25}, [r0]!\n"
           "vst1.32 {d10, d11}, [r0]!\n"
721
           "vst1.32 {d18, d19}, [r0]!\n"
           "vst1.32 {d26, d27}, [r0]!\n"
           "vst1.32 {d12, d13}, [r0]!\n"
724
           "vst1.32 {d20, d21}, [r0]!\n"
725
           "vst1.32 {d28, d29}, [r0]!\n"
726
           "vst1.32 {d14, d15}, [r0]!\n"
           "vst1.32 {d22, d23}, [r0]!\n"
728
           "vst1.32 {d30, d31}, [r0]!\n"
729
           : // outputs
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
           [depth] "+r"(depth)
731
           : // inputs
           [accum_ptr] "r"(accum_ptr)
734
           : // clobbers
           "cc", "memory", "r0",
           "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
           "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
738
           "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
```

```
"d31");
739
740
741
     };
742
     // This is the "most natural" kernel, using NEON multiply-with-scalar instructions.
      struct NEON_32bit_GEMM_Float32_MLA_WithScalar {
744
745
       typedef float OperandType;
       typedef float AccumulatorType;
746
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
747
748
                             KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
749
            Format;
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
751
         asm volatile(
           // Load accumulators
           "mov r0, %[accum_ptr]\n"
754
            "vld1.32 {d8, d9}, [r0]!\n"
            "vld1.32 {d16, d17}, [r0]!\n"
            "vld1.32 {d24, d25}, [r0]!\n"
757
            "vld1.32 {d10, d11}, [r0]!\n"
758
            "vld1.32 {d18, d19}, [r0]!\n"
759
            "vld1.32 {d26, d27}, [r0]!\n"
            "vld1.32 {d12, d13}, [r0]!\n"
            "vld1.32 {d20, d21}, [r0]!\n"
761
            "vld1.32 {d28, d29}, [r0]!\n"
            "vld1.32 {d14, d15}, [r0]!\n"
763
764
           "vld1.32 {d22, d23}, [r0]!\n"
765
            "vld1.32 {d30, d31}, [r0]!\n"
767
            "loop_%=:\n"
768
769
           // Load 1 Rhs cell of size 1x4
770
            "vld1.32 {d0, d1}, [%[rhs_ptr]]!\n"
771
772
           // Load 3 Lhs cells of size 4x1 each
            "vld1.32 {d2, d3}, [%[lhs_ptr]]!\n"
774
            "vld1.32 {d4, d5}, [%[lhs_ptr]]!\n"
```

```
775
           "vld1.32 {d6, d7}, [%[lhs_ptr]]!\n"
776
777
           // Multiply-accumulate
778
           "vmla.f32 q4, q1, d0[0]\n"
779
           "vmla.f32 q5, q1, d0[1]\n"
           "vmla.f32 q6, q1, d1[0]\n"
           "vmla.f32 q7, q1, d1[1]\n"
           "vmla.f32 q8, q2, d0[0]\n"
782
783
           "vmla.f32 q9, q2, d0[1]\n"
784
           "vmla.f32 q10, q2, d1[0]\n"
           "vmla.f32 q11, q2, d1[1]\n"
           "vmla.f32 q12, q3, d0[0]\n"
           "vmla.f32 q13, q3, d0[1]\n"
788
           "vmla.f32 q14, q3, d1[0]\n"
           "vmla.f32 q15, q3, d1[1]\n"
           // Loop. Decrement loop index (depth) by 1, since we just handled 1
791
           // level of depth.
           "subs %[depth], #1\n"
           "bne loop_%=\n"
794
           // Store accumulators
           "mov r0, %[accum_ptr]\n"
           "vst1.32 {d8, d9},
                               [r0]!\n"
799
           "vst1.32 {d16, d17}, [r0]!\n"
           "vst1.32 {d24, d25}, [r0]!\n"
801
           "vst1.32 {d10, d11}, [r0]!\n"
           "vst1.32 {d18, d19}, [r0]!\n"
803
           "vst1.32 {d26, d27}, [r0]!\n"
804
           "vst1.32 {d12, d13}, [r0]!\n"
           "vst1.32 {d20, d21}, [r0]!\n"
806
           "vst1.32 {d28, d29}, [r0]!\n"
807
           "vst1.32 {d14, d15}, [r0]!\n"
808
           "vst1.32 {d22, d23}, [r0]!\n"
           "vst1.32 {d30, d31}, [r0]!\n"
810
            : // outputs
```

```
811
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
812
            [depth] "+r"(depth)
            : // inputs
813
814
            [accum_ptr] "r"(accum_ptr)
815
            : // clobbers
816
            "cc", "memory", "r0",
817
            "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
            "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
818
            "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
819
820
            "d31");
       }
821
822
     };
823
824
     // Faster kernel contributed by ARM in 64bit form
     // (see NEON_64bit_GEMM_Float32_WithScalar_A53) then ported to 32bit code.
826
     // Tuned for A53.
827
      struct NEON_32bit_GEMM_Float32_WithScalar_A53 {
828
       typedef float OperandType;
829
       typedef float AccumulatorType;
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
830
831
                             KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
832
            Format;
833
       static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
834
          asm volatile(
           // Load accumulators
835
836
            "mov r0, %[accum_ptr]\n"
837
            "vld1.32 {d8, d9}, [r0]!\n"
            "vld1.32 {d16, d17}, [r0]!\n"
           "vld1.32 {d24, d25}, [r0]!\n"
840
            "vld1.32 {d10, d11}, [r0]!\n"
841
            "vld1.32 {d18, d19}, [r0]!\n"
842
            "vld1.32 {d26, d27}, [r0]!\n"
            "vld1.32 {d12, d13}, [r0]!\n"
843
844
            "vld1.32 {d20, d21}, [r0]!\n"
845
            "vld1.32 {d28, d29}, [r0]!\n"
846
            "vld1.32 {d14, d15}, [r0]!\n"
```

```
847
           "vld1.32 {d22, d23}, [r0]!\n"
848
           "vld1.32 {d30, d31}, [r0]!\n"
849
850
           // Overview of register layout:
           //
851
852
           // A 1x4 cell of Rhs is stored in d0--d1 (q0).
           // A 12x1 block of 3 4x1 cells Lhs is stored in d2--d7
853
           // (q1--q3).
854
           // A 12x4 block of accumulators is stored in q4--q15.
855
856
           //
           //
857
                                +----+
           //
                                |d0[0]|d0[1]|d1[0]|d1[1]|
858
                          Rhs
           //
                                +----+
860
           //
           //
           //
862
           // Lhs
863
           //
864
865
               |d2|
                                     | q5 | q6 | q7 |
867
               |d2|
                                     | q5
868
               |d3|
                                     | q5
               |d3|
869
           //
                                     | q5
                                           | q6
870
           //
               |d4|
871
                                           | q10 | q11 |
                                     | q9
872
               |d4|
                                           | q10 | q11 |
                                     | q9
873
           //
               |d5|
                                | q8
                                     | q9
                                             q10 | q11 |
874
               |d5|
                                | q8
                                     | q9 | q10 | q11 |
875
           //
               |d6|
876
                                | q12 | q13 | q14 | q15 |
877
               |d6|
                                | q12 | q13 | q14 | q15 |
878
           //
               |d7|
                                | q12 | q13 | q14 | q15 |
               |d7|
879
                                | q12 | q13 | q14 | q15 |
           //
882
           //
                                        Accumulator
```

```
883
884
           // Load Rhs cell
           "vldr d0, [%[rhs_ptr]]\n"
           "ldr r2, [%[rhs_ptr], #8]\n"
           "ldr r3, [%[rhs_ptr], #12]\n"
           // Load 1st Lhs Cell
           "vld1.32 {d2, d3}, [%[lhs_ptr]]\n"
890
892
           "loop_%=:\n" // Loop head
893
894
           "vldr d4, [%[lhs_ptr], #16]\n" // Load 1st half of 2nd Lhs cell
           "vmov d1, r2, r3\n"
                                           // Prepare 2nd half of Rhs cell
           "vmla.f32 q4, q1, d0[0]\n"
                                           // Multiply 1st Lhs cell with column 0
896
           "ldr r2, [%[lhs_ptr], #24]\n" // Load 2nd half of 2nd Lhs cell, part 1
898
           "vmla.f32 q5, q1, d0[1]\n"
                                           // Multiply 1st Lhs cell with column 1
899
           "ldr r3, [%[lhs_ptr], #28]\n" // Load 2nd half of 2nd Lhs cell, part 2
           "vmla.f32 q6, q1, d1[0]\n"
                                           // Multiply 1st Lhs cell with column 2
           "subs %[depth], #1\n"
           "vldr d6, [%[lhs_ptr], \#32]\n" // Load 1st half of 3rd Lhs cell
904
           "vmov d5, r2, r3\n"
                                           // Prepare 2nd half of 2nd Lhs cell
           "vmla.f32 q7, q1, d1[1]\n"
                                           // Multiply 1st Lhs cell with column 3
           "ldr r2, [%[lhs_ptr], #40]\n" // Load 2nd half of 3rd Lhs cell, part 1
           "vmla.f32 q8, q2, d0[0]\n"
                                           // Multiply 2nd Lhs cell with column 0
908
           "ldr r3, [%[lhs_ptr], #44]\n" // Load 2nd half of 3rd Lhs cell, part 2
           "vmla.f32 q9, q2, d0[1]\n"
                                           // Multiply 2nd Lhs cell with column 1
            "add %[rhs_ptr], %[rhs_ptr], #16\n" // Move forward by 1 Rhs cell
911
            "vldr d2, [%[lhs_ptr], #48]\n" // Load 1st half of 1st Lhs cell of next iteration
           "vmov d7, r2, r3\n"
                                           // Prepare 2nd half of 3rd Lhs cell
914
           "vmla.f32 q10, q2, d1[0]\n"
                                           // Multiply 2nd Lhs cell with column 2
           "ldr r2, [%[lhs_ptr], #56]\n" // Load 2nd half of 1st Lhs cell of next iter, part 1
916
           "vmla.f32 q12, q3, d0[0]\n"
                                           // Multiply 3rd Lhs cell with column 0
           "ldr r3, [%[lhs_ptr], #60]\n"
                                          // Load 2nd half of 1st Lhs cell of next iter, part 2
           "vmla.f32 q13, q3, d0[1]\n"
                                           // Multiply 3rd Lhs cell with column 1
918
```

```
919
           "add %[lhs_ptr], %[lhs_ptr], #48\n" // Move forward by 3 Lhs cells
           "vldr d0, [%[rhs_ptr]]\n" // Load 1st half of Rhs cell of next iteration
921
           "vmov d3, r2, r3\n"
                                          // Prepare 2nd half of 1st Lhs cell of next iteration
           "vmla.f32 q11, q2, d1[1]\n"
                                          // Multiply 2nd Lhs cell with column 3
924
           "ldr r2, [%[rhs_ptr], #8]\n" // Load 2nd half of Rhs cell of next iteration, part 1
           "vmla.f32 q14, q3, d1[0]\n"
                                          // Multiply 3rd Lhs cell with column 2
           "ldr r3, [%[rhs_ptr], #12]\n" // Load 2nd half of Rhs cell of next iteration, part 2
926
           "vmla.f32 q15, q3, d1[1]\n"
                                           // Multiply 3rd Lhs cell with column 3
928
           // Loop branch. This will dual issue in fmla cycle 3 of the 4th block.
929
           "bne loop %=\n"
           // Store accumulators
           "mov r0, %[accum_ptr]\n"
934
           "vst1.32 {d8, d9}, [r0]!\n"
           "vst1.32 {d16, d17}, [r0]!\n"
           "vst1.32 {d24, d25}, [r0]!\n"
           "vst1.32 {d10, d11}, [r0]!\n"
938
           "vst1.32 {d18, d19}, [r0]!\n"
939
           "vst1.32 {d26, d27}, [r0]!\n"
           "vst1.32 {d12, d13}, [r0]!\n"
           "vst1.32 {d20, d21}, [r0]!\n"
           "vst1.32 {d28, d29}, [r0]!\n"
           "vst1.32 {d14, d15}, [r0]!\n"
           "vst1.32 {d22, d23}, [r0]!\n"
944
           "vst1.32 {d30, d31}, [r0]!\n"
           : // outputs
           [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
           [depth] "+r"(depth)
948
949
           : // inputs
           [accum_ptr] "r"(accum_ptr)
           : // clobbers
951
           "cc", "memory", "r0", "r2", "r3",
           "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
954
           "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
```

```
"d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
           "d31");
       }
957
958
     };
     struct NEON_32bit_GEMM_Float32_WithScalar_A53_depth2 {
       typedef float OperandType;
       typedef float AccumulatorType;
962
       typedef KernelFormat<KernelSideFormat<CellFormat<4, 2, CellOrder::DepthMajor>, 3>,
964
                            KernelSideFormat<CellFormat<4, 2, CellOrder::DepthMajor>, 1> >
           Format;
         static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
         asm volatile(
968
           // Load accumulators
           "mov r0, %[accum_ptr]\n"
970
           "vld1.32 {d8, d9}, [r0]!\n"
           "vld1.32 {d16, d17}, [r0]!\n"
971
           "vld1.32 {d24, d25}, [r0]!\n"
972
973
           "vld1.32 {d10, d11}, [r0]!\n"
974
           "vld1.32 {d18, d19}, [r0]!\n"
975
           "vld1.32 {d26, d27}, [r0]!\n"
976
           "vld1.32 {d12, d13}, [r0]!\n"
           "vld1.32 {d20, d21}, [r0]!\n"
977
           "vld1.32 {d28, d29}, [r0]!\n"
978
           "vld1.32 {d14, d15}, [r0]!\n"
979
           "vld1.32 {d22, d23}, [r0]!\n"
981
           "vld1.32 {d30, d31}, [r0]!\n"
           // Overview of register layout:
           //
984
           // A 1x4 cell of Rhs is stored in d0--d1 (q0).
           // A 12x1 block of 3 4x1 cells Lhs is stored in d2--d7
           // (q1--q3).
           // A 12x4 block of accumulators is stored in q4--q15.
           //
           //
                                +----+
```

```
//
 991
                           Rhs
                                 |d0[0]|d0[1]|d1[0]|d1[1]|
            //
                                 +----+
 993
            //
            //
 994
            //
 996
            // Lhs
            //
 998
                |d2|
                                 | q4 | q5 | q6 | q7 |
1000
            //
                |d2|
                                       | q5
                |d3|
                                       | q5
            //
                |d3|
                                 | q4
                                       | q5 | q6 | q7 |
1004
            //
                |d4|
                                             | q10 | q11 |
                                       | q9
                |d4|
                                 | q8
                                       | q9
                                             | q10 | q11 |
1006
                |d5|
                                 | q8
                                       | q9
                                             | q10 | q11 |
                |d5|
                                 | q8 | q9 | q10 | q11 |
1008
1009
            //
                |d6|
                                 | q12 | q13 | q14 | q15 |
                |d6|
                                 | q12 | q13 | q14 | q15 |
            //
                |d7|
                                 | q12 | q13 | q14 | q15 |
                |d7|
                                 | q12 | q13 | q14 | q15 |
1013
1014
            //
1015
            //
                                          Accumulator
1016
1017
            // Load Rhs cell
1018
            "vldr d0, [%[rhs_ptr]]\n"
1019
            "ldr r2, [%[rhs_ptr], #8]\n"
            "ldr r3, [%[rhs_ptr], #12]\n"
1021
            // Load 1st Lhs Cell
1023
            "vld1.32 {d2, d3}, [%[lhs_ptr]]\n"
1024
            "loop_%=:\n" // Loop head - handling 2 levels of depth at once
1026
```

```
1027
            // Level of depth 1
1028
            "vldr d4, [%[lhs_ptr], #32]\n" // Load 1st half of 2nd Lhs cell
            "vmov d1, r2, r3\n"
                                            // Prepare 2nd half of Rhs cell
1031
            "vmla.f32 q4, q1, d0[0]\n"
                                            // Multiply 1st Lhs cell with column 0
            "ldr r2, [%[lhs_ptr], #40]\n" // Load 2nd half of 2nd Lhs cell, part 1
            "vmla.f32 q5, q1, d0[1]\n"
                                            // Multiply 1st Lhs cell with column 1
1034
            "ldr r3, [%[lhs_ptr], #44]\n" // Load 2nd half of 2nd Lhs cell, part 2
             "vmla.f32 q6, q1, d1[0]\n"
                                            // Multiply 1st Lhs cell with column 2
             "vldr d6, [%[lhs_ptr], #64]\n" // Load 1st half of 3rd Lhs cell
1038
            "vmov d5, r2, r3\n"
                                            // Prepare 2nd half of 2nd Lhs cell
            "vmla.f32 q7, q1, d1[1]\n"
                                            // Multiply 1st Lhs cell with column 3
            "ldr r2, [%[lhs_ptr], #72]\n" // Load 2nd half of 3rd Lhs cell, part 1
            "vmla.f32 q8, q2, d0[0]\n"
                                            // Multiply 2nd Lhs cell with column 0
            "ldr r3, [%[lhs_ptr], #76]\n" // Load 2nd half of 3rd Lhs cell, part 2
             "vmla.f32 q9, q2, d0[1]\n"
                                            // Multiply 2nd Lhs cell with column 1
1044
            "vldr d2, [%[lhs_ptr], #16]\n" // Load 1st half of 1st Lhs cell of next iteration
             "vmov d7, r2, r3\n"
                                            // Prepare 2nd half of 3rd Lhs cell
1047
            "vmla.f32 q10, q2, d1[0]\n"
                                            // Multiply 2nd Lhs cell with column 2
1048
            "ldr r2, [%[lhs_ptr], #24]\n" // Load 2nd half of 1st Lhs cell of next iter, part 1
            "vmla.f32 q12, q3, d0[0]\n"
                                            // Multiply 3rd Lhs cell with column 0
            "ldr r3, [%[lhs_ptr], #28]\n"
                                           // Load 2nd half of 1st Lhs cell of next iter, part 2
            "vmla.f32 q13, q3, d0[1]\n"
                                            // Multiply 3rd Lhs cell with column 1
            "vldr d0, [%[rhs_ptr], #16]\n" // Load 1st half of Rhs cell of next iteration
             "vmov d3, r2, r3\n"
                                            // Prepare 2nd half of 1st Lhs cell of next iteration
1054
            "vmla.f32 q11, q2, d1[1]\n"
                                            // Multiply 2nd Lhs cell with column 3
            "ldr r2, [%[rhs_ptr], #24]\n" // Load 2nd half of Rhs cell of next iteration, part 1
            "vmla.f32 q14, q3, d1[0]\n"
                                            // Multiply 3rd Lhs cell with column 2
1058
            "ldr r3, [%[rhs_ptr], #28]\n"
                                           // Load 2nd half of Rhs cell of next iteration, part 2
1059
            "vmla.f32 q15, q3, d1[1]\n"
                                            // Multiply 3rd Lhs cell with column 3
            // Level of depth 2
```

```
"loop_second_unrolled_iter_%=:\n"
1064
            "vldr d4, [%[lhs_ptr], #48]\n" // Load 1st half of 2nd Lhs cell
            "vmov d1, r2, r3\n"
                                            // Prepare 2nd half of Rhs cell
            "vmla.f32 q4, q1, d0[0]\n"
                                            // Multiply 1st Lhs cell with column 0
            "ldr r2, [%[lhs_ptr], #56]\n" // Load 2nd half of 2nd Lhs cell, part 1
            "vmla.f32 q5, q1, d0[1]\n"
                                            // Multiply 1st Lhs cell with column 1
            "ldr r3, [%[lhs_ptr], #60]\n" // Load 2nd half of 2nd Lhs cell, part 2
1071
            "vmla.f32 q6, q1, d1[0]\n"
                                            // Multiply 1st Lhs cell with column 2
1072
            "subs %[depth], #2\n"
                                            // Decrement depth counter
            "vldr d6, [%[lhs_ptr], #80]\n" // Load 1st half of 3rd Lhs cell
1074
            "vmov d5, r2, r3\n"
                                            // Prepare 2nd half of 2nd Lhs cell
1076
            "vmla.f32 q7, q1, d1[1]\n"
                                           // Multiply 1st Lhs cell with column 3
            "ldr r2, [%[lhs_ptr], #88]\n" // Load 2nd half of 3rd Lhs cell, part 1
1078
            "vmla.f32 q8, q2, d0[0]\n"
                                            // Multiply 2nd Lhs cell with column 0
1079
            "ldr r3, [%[lhs_ptr], #92]\n" // Load 2nd half of 3rd Lhs cell, part 2
            "vmla.f32 q9, q2, d0[1]\n"
                                            // Multiply 2nd Lhs cell with column 1
            "add %[rhs_ptr], %[rhs_ptr], #32\n" // Move forward by 1 Rhs cell
            "vldr d2, [%[lhs_ptr], #96]\n" // Load 1st half of 1st Lhs cell of next iteration
1084
            "vmov d7, r2, r3\n"
                                            // Prepare 2nd half of 3rd Lhs cell
            "vmla.f32 q10, q2, d1[0]\n"
                                           // Multiply 2nd Lhs cell with column 2
            "ldr r2, [%[lhs_ptr], #104]\n" // Load 2nd half of 1st Lhs cell of next iter, part 1
            "vmla.f32 q12, q3, d0[0]\n"
                                            // Multiply 3rd Lhs cell with column 0
1088
            "ldr r3, [%[lhs_ptr], #108]\n" // Load 2nd half of 1st Lhs cell of next iter, part 2
            "vmla.f32 q13, q3, d0[1]\n"
                                            // Multiply 3rd Lhs cell with column 1
             "add %[lhs_ptr], %[lhs_ptr], #96\n" // Move forward by 3 Lhs cells
             "vldr d0, [%[rhs_ptr]]\n" // Load 1st half of Rhs cell of next iteration
             "vmov d3, r2, r3\n"
                                            // Prepare 2nd half of 1st Lhs cell of next iteration
1094
            "vmla.f32 q11, q2, d1[1]\n"
                                            // Multiply 2nd Lhs cell with column 3
            "ldr r2, [%[rhs_ptr], #8]\n" // Load 2nd half of Rhs cell of next iteration, part 1
            "vmla.f32 q14, q3, d1[0]\n"
                                            // Multiply 3rd Lhs cell with column 2
            "ldr r3, [%[rhs_ptr], #12]\n" // Load 2nd half of Rhs cell of next iteration, part 2
             "vmla.f32 q15, q3, d1[1]\n"
                                            // Multiply 3rd Lhs cell with column 3
```

```
1099
1100
            // Loop branch. This will dual issue in fmla cycle 3 of the 4th block.
             "bne loop_%=\n"
1102
1103
            // Store accumulators
1104
             "mov r0, %[accum_ptr]\n"
1105
             "vst1.32 {d8, d9}, [r0]!\n"
1106
             "vst1.32 {d16, d17}, [r0]!\n"
1107
             "vst1.32 {d24, d25}, [r0]!\n"
1108
             "vst1.32 {d10, d11}, [r0]!\n"
1109
             "vst1.32 {d18, d19}, [r0]!\n"
1110
             "vst1.32 {d26, d27}, [r0]!\n"
1111
             "vst1.32 {d12, d13}, [r0]!\n"
1112
             "vst1.32 {d20, d21}, [r0]!\n"
1113
            "vst1.32 {d28, d29}, [r0]!\n"
1114
             "vst1.32 {d14, d15}, [r0]!\n"
1115
             "vst1.32 {d22, d23}, [r0]!\n"
            "vst1.32 {d30, d31}, [r0]!\n"
1116
1117
             : // outputs
1118
            [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
1119
             [depth] "+r"(depth)
1120
             : // inputs
1121
             [accum_ptr] "r"(accum_ptr)
1122
             : // clobbers
             "cc", "memory", "r0", "r2", "r3",
1124
             "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
1125
             "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
             "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
1126
1127
             "d31");
        }
1128
1129
      };
1130
      // This rotating variant performs well when permutations (vext) can be dual-issued
1131
      // with arithmetic instructions.
1133
      struct NEON_32bit_GEMM_Float32_MLA_Rotating {
1134
        typedef float OperandType;
```

```
1135
        typedef float AccumulatorType;
1136
         typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
1137
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
1138
             Format;
1139
        static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
1140
          asm volatile(
1141
            // Load accumulators
1142
             "mov r0, %[accum_ptr]\n"
1143
             "vld1.32 {d8, d9}, [r0]!\n"
1144
             "vld1.32 {d16, d17}, [r0]!\n"
1145
             "vld1.32 {d24, d25}, [r0]!\n"
1146
             "vld1.32 {d10, d11}, [r0]!\n"
1147
             "vld1.32 {d18, d19}, [r0]!\n"
1148
             "vld1.32 {d26, d27}, [r0]!\n"
1149
             "vld1.32 {d12, d13}, [r0]!\n"
1150
             "vld1.32 {d20, d21}, [r0]!\n"
1151
             "vld1.32 {d28, d29}, [r0]!\n"
1152
             "vld1.32 {d14, d15}, [r0]!\n"
1153
             "vld1.32 {d22, d23}, [r0]!\n"
1154
             "vld1.32 {d30, d31}, [r0]!\n"
1155
1156
       #define NEON 32BIT ROTATING FLOAT KERNEL TRANSPOSE ACCUMULATOR CELLS \
1157
             "vtrn.32 q4, q5\n" \
1158
             "vtrn.32 q6, q7\n" \
1159
             "vswp d9, d12\n" \
1160
             "vswp d11, d14\n" \
1161
             "vtrn.32 q8, q9\n" \
             "vtrn.32 q10, q11\n" \
1162
1163
             "vswp d17, d20\n" \
1164
             "vswp d19, d22\n" \
1165
             "vtrn.32 q12, q13\n" \
1166
             "vtrn.32 q14, q15\n" \
             "vswp d25, d28\n" \
1167
1168
             "vswp d27, d30\n"
1169
1170
      #define NEON_32BIT_ROTATING_FLOAT_KERNEL_ROTATE_ACCUMULATOR_CELLS(a, b, c) \
```

```
1171
             NEON_32BIT_ROTATING_FLOAT_KERNEL_TRANSPOSE_ACCUMULATOR_CELLS \
1172
             "vext.32 q5, q5, q5, #" #a "\n" \
1173
             "vext.32 q6, q6, q6, #" #b "\n" \
1174
             "vext.32 q7, q7, q7, #" #c "\n" \
1175
             "vext.32 q9, q9, q9, #" #a "\n" \
1176
             "vext.32 q10, q10, q10, #" #b "\n" \
1177
             "vext.32 q11, q11, q11, #" #c "\n" \
             "vext.32 q13, q13, q13, #" #a "\n" \
1178
1179
             "vext.32 q14, q14, q14, #" #b "\n" \
1180
             "vext.32 q15, q15, q15, #" #c "\n" \
1181
             NEON_32BIT_ROTATING_FLOAT_KERNEL_TRANSPOSE_ACCUMULATOR_CELLS
1182
1183
             NEON_32BIT_ROTATING_FLOAT_KERNEL_ROTATE_ACCUMULATOR_CELLS(1, 2, 3)
1184
             "loop_%=:\n"
1185
1186
1187
             // Load 1 Rhs cell of size 1x4
             "vld1.32 {d0, d1}, [%[rhs_ptr]]!\n"
1188
1189
1190
             // Load 3 Lhs cells of size 4x1 each
1191
             "vld1.32 {d2, d3}, [%[lhs_ptr]]!\n"
1192
             "vld1.32 {d4, d5}, [%[lhs_ptr]]!\n"
1193
             "vld1.32 {d6, d7}, [%[lhs_ptr]]!\n"
1194
             // Multiply-accumulate
1196
             "vmla.f32 q4, q1, q0\n"
1197
             "vmla.f32 q8, q2, q0\n"
1198
             "vmla.f32 q12, q3, q0\n"
1199
             "vext.f32 q0, q0, q0, #1\n"
             "vmla.f32 q5, q1, q0\n"
             "vmla.f32 q9, q2, q0\n"
1202
             "vmla.f32 q13, q3, q0\n"
1203
             "vext.f32 q0, q0, q0, #1\n"
1204
             "vmla.f32 q6, q1, q0\n"
             "vmla.f32 q10, q2, q0\n"
1206
             "vmla.f32 q14, q3, q0\n"
```

```
1207
             "vext.f32 q0, q0, q0, #1\n"
1208
             "vmla.f32 q7, q1, q0\n"
             "vmla.f32 q11, q2, q0\n"
1210
             "vmla.f32 q15, q3, q0\n"
1211
1212
             // Loop. Decrement loop index (depth) by 1, since we just handled 1
             // level of depth.
1214
             "subs %[depth], #1\n"
1215
             "bne loop_%=\n"
1216
             // Store accumulators
             "mov r0, %[accum_ptr]\n"
1218
1219
1220
             NEON_32BIT_ROTATING_FLOAT_KERNEL_ROTATE_ACCUMULATOR_CELLS(3, 2, 1)
1221
             "vst1.32 {d8, d9}, [r0]!\n"
             "vst1.32 {d16, d17}, [r0]!\n"
1224
             "vst1.32 {d24, d25}, [r0]!\n"
1225
             "vst1.32 {d10, d11}, [r0]!\n"
1226
             "vst1.32 {d18, d19}, [r0]!\n"
             "vst1.32 {d26, d27}, [r0]!\n"
1228
             "vst1.32 {d12, d13}, [r0]!\n"
1229
             "vst1.32 {d20, d21}, [r0]!\n"
1230
             "vst1.32 {d28, d29}, [r0]!\n"
             "vst1.32 {d14, d15}, [r0]!\n"
             "vst1.32 {d22, d23}, [r0]!\n"
1233
             "vst1.32 {d30, d31}, [r0]!\n"
1234
             : // outputs
1235
             [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
             [depth] "+r"(depth)
             : // inputs
1238
             [accum_ptr] "r"(accum_ptr)
             : // clobbers
1239
             "cc", "memory", "r0",
1241
             "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
1242
             "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
```

```
1243
            "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
1244
            "d31");
        }
1246
      };
1247
1248
      // This rotating variant performs well when permutations (vext) can be dual-issued
      // with arithmetic instructions.
      // It is relevant as the rotating approach removes the need for multiply-with-scalar
1251
      // instructions, and ARMv7 FMA does not have a with-scalar variant.
1252
      struct NEON_32bit_GEMM_Float32_FMA_Rotating {
         typedef float OperandType;
1254
        typedef float AccumulatorType;
        typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
1256
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 1> >
            Format;
1258
        static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
          asm volatile(
            // Load accumulators
1261
            "mov r0, %[accum_ptr]\n"
            "vld1.32 {d8, d9}, [r0]!\n"
            "vld1.32 {d16, d17}, [r0]!\n"
1264
            "vld1.32 {d24, d25}, [r0]!\n"
            "vld1.32 {d10, d11}, [r0]!\n"
1266
            "vld1.32 {d18, d19}, [r0]!\n"
            "vld1.32 {d26, d27}, [r0]!\n"
1268
            "vld1.32 {d12, d13}, [r0]!\n"
1269
            "vld1.32 {d20, d21}, [r0]!\n"
1270
            "vld1.32 {d28, d29}, [r0]!\n"
1271
            "vld1.32 {d14, d15}, [r0]!\n"
1272
            "vld1.32 {d22, d23}, [r0]!\n"
            "vld1.32 {d30, d31}, [r0]!\n"
1274
1275
            NEON_32BIT_ROTATING_FLOAT_KERNEL_ROTATE_ACCUMULATOR_CELLS(1, 2, 3)
1276
            "loop_%=:\n"
1278
```

```
1279
            // Load 1 Rhs cell of size 1x4
             "vld1.32 {d0, d1}, [%[rhs_ptr]]!\n"
1282
            // Load 3 Lhs cells of size 4x1 each
1283
            "vld1.32 {d2, d3}, [%[lhs_ptr]]!\n"
1284
             "vld1.32 {d4, d5}, [%[lhs_ptr]]!\n"
             "vld1.32 {d6, d7}, [%[lhs_ptr]]!\n"
1286
1287
            // Multiply-accumulate
1288
             "vfma.f32 q4, q1, q0\n"
             "vfma.f32 q8, q2, q0\n"
             "vfma.f32 q12, q3, q0\n"
             "vext.f32 q0, q0, q0, #1\n"
1292
             "vfma.f32 q5, q1, q0\n"
             "vfma.f32 q9, q2, q0\n"
            "vfma.f32 q13, q3, q0\n"
1294
             "vext.f32 q0, q0, q0, #1\n"
            "vfma.f32 q6, q1, q0\n"
1297
             "vfma.f32 q10, q2, q0\n"
1298
            "vfma.f32 q14, q3, q0\n"
1299
             "vext.f32 q0, q0, q0, #1\n"
             "vfma.f32 q7, q1, q0\n"
1301
             "vfma.f32 q11, q2, q0\n"
1302
             "vfma.f32 q15, q3, q0\n"
1304
            // Loop. Decrement loop index (depth) by 1, since we just handled 1
1305
             // level of depth.
             "subs %[depth], #1\n"
1306
1307
             "bne loop_%=\n"
1308
             NEON_32BIT_ROTATING_FLOAT_KERNEL_ROTATE_ACCUMULATOR_CELLS(3, 2, 1)
1310
1311
            // Store accumulators
             "mov r0, %[accum_ptr]\n"
             "vst1.32 {d8, d9}, [r0]!\n"
1314
             "vst1.32 {d16, d17}, [r0]!\n"
```

```
1315
             "vst1.32 {d24, d25}, [r0]!\n"
            "vst1.32 {d10, d11}, [r0]!\n"
1316
            "vst1.32 {d18, d19}, [r0]!\n"
1318
            "vst1.32 {d26, d27}, [r0]!\n"
1319
             "vst1.32 {d12, d13}, [r0]!\n"
1320
             "vst1.32 {d20, d21}, [r0]!\n"
            "vst1.32 {d28, d29}, [r0]!\n"
             "vst1.32 {d14, d15}, [r0]!\n"
1323
             "vst1.32 {d22, d23}, [r0]!\n"
            "vst1.32 {d30, d31}, [r0]!\n"
1324
             : // outputs
            [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
1327
             [depth] "+r"(depth)
1328
             : // inputs
1329
             [accum_ptr] "r"(accum_ptr)
             : // clobbers
             "cc", "memory", "r0",
             "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", "d8", "d9", "d10",
1332
1333
            "d11", "d12", "d13", "d14", "d15", "d16", "d17", "d18", "d19", "d20",
1334
             "d21", "d22", "d23", "d24", "d25", "d26", "d27", "d28", "d29", "d30",
             "d31");
        }
1337
     };
1338
1339
      #endif // __arm__
1341
      #ifdef __aarch64__
1342
1343
      // This is the current standard kernel in gemmlowp, see:
1344
      // https://github.com/google/gemmlowp/blob/b1e2a29ff866680028f3080efc244e10e8dd7f46/internal/kernel_neon.h#L646
      struct NEON_64bit_GEMM_Uint80perands_Uint32Accumulators {
1346
        typedef std::uint8_t OperandType;
1347
        typedef std::uint32_t AccumulatorType;
1348
        typedef KernelFormat<KernelSideFormat<CellFormat<4, 2, CellOrder::DepthMajor>, 3>,
                              KernelSideFormat<CellFormat<4, 2, CellOrder::DepthMajor>, 2> >
1350
             Format;
```

```
1351
        static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
          asm volatile(
             // Load accumulators
1354
             "mov x0, %[accum_ptr]\n"
1355
             "ld1 {v8.16b}, [x0], #16\n"
1356
             "ld1 {v16.16b}, [x0], #16\n"
            "ld1 {v24.16b}, [x0], #16\n"
1358
             "ld1 {v9.16b}, [x0], #16\n"
1359
             "ld1 {v17.16b}, [x0], #16\n"
1360
             "ld1 {v25.16b}, [x0], #16\n"
             "ld1 {v10.16b}, [x0], #16\n"
             "ld1 {v18.16b}, [x0], #16\n"
1363
             "ld1 {v26.16b}, [x0], #16\n"
1364
             "ld1 {v11.16b}, [x0], #16\n"
1365
             "ld1 {v19.16b}, [x0], #16\n"
             "ld1 {v27.16b}, [x0], #16\n"
             "ld1 {v12.16b}, [x0], #16\n"
1368
             "ld1 {v20.16b}, [x0], #16\n"
1369
             "ld1 {v28.16b}, [x0], #16\n"
1370
             "ld1 {v13.16b}, [x0], #16\n"
             "ld1 {v21.16b}, [x0], #16\n"
1372
             "ld1 {v29.16b}, [x0], #16\n"
1373
             "ld1 {v14.16b}, [x0], #16\n"
1374
             "ld1 {v22.16b}, [x0], #16\n"
1375
             "ld1 {v30.16b}, [x0], #16\n"
1376
             "ld1 {v15.16b}, [x0], #16\n"
1377
             "ld1 {v23.16b}, [x0], #16\n"
             "ld1 {v31.16b}, [x0], #16\n"
1378
1379
             "loop_%=:\n"
1382
            // Overview of register layout:
            //
1383
1384
            // A 2x8 block of 2 2x4 cells of Rhs is stored in 16bit in v0--v1.
            // A 12x2 block of 3 4x2 cells Lhs is stored in 16bit in v2--v4.
1386
            // A 12x8 block of accumulators is stored in 32bit in v8--v31.
```

```
1387
          //
          //
                                +----+
          //
                                |v0.h[0] |v0.h[1] | ... |v1.h[2] |v1.h[3] |
          //
                            Rhs +-----+
1390
1391
          //
                                |v0.h[4] |v0.h[5] | ... |v1.h[6] |v1.h[7] |
          //
                                +----+
1392
          //
          //
1394
          //
1395
1396
          //
               Lhs
          //
             +----+----+----+
1398
1399
              |v2.h[0]|v2.h[4]|
                                |v8.s[0] |v9.s[0] | ... |v14.s[0]|v15.s[0]|
1400
              |v2.h[1]|v2.h[5]| | | |
                                |v8.s[1] |v9.s[1] | ... |v14.s[1]|v15.s[1]|
                                |v8.s[2] |v9.s[2] | ... |v14.s[2]|v15.s[2]|
             |v2.h[2]|v2.h[6]|
1402
              |v2.h[3]|v2.h[7]|
                                |v8.s[3] |v9.s[3] | ... |v14.s[3]|v15.s[3]|
          // +----+
                                +----+
1403
              |v3.h[0]|v3.h[4]| | | |
                                |v16.s[0]|v17.s[0]| ... |v22.s[0]|v23.s[0]|
              |v3.h[1]|v3.h[5]|
                                |v16.s[1]|v17.s[1]| ... |v22.s[1]|v23.s[1]|
                                |v16.s[2]|v17.s[2]| ... |v22.s[2]|v23.s[2]|
1406
          // |v3.h[2]|v3.h[6]|
1407
             |v3.h[3]|v3.h[7]|
                                |v16.s[3]|v17.s[3]| ... |v22.s[3]|v23.s[3]|
          // +----+
                                +----+
1408
             |v4.h[0]|v4.h[4]|
1409
                                |v24.s[0]|v25.s[0]| ... |v30.s[0]|v31.s[0]|
              |v4.h[1]|v4.h[5]|
                                |v24.s[1]|v25.s[1]| ... |v30.s[1]|v31.s[1]|
             |v4.h[2]|v4.h[6]|
                                |v24.s[2]|v25.s[2]| ... |v30.s[2]|v31.s[2]|
1411
1412
          // |v4.h[3]|v4.h[7]|
                                |v24.s[3]|v25.s[3]| ... |v30.s[3]|v31.s[3]|
             +----+
1413
                                +----+
          //
          //
                                   Accumulator
1416
1417
          // Load 1 Rhs cell of size 2x8
1418
          "ld1 {v0.8b}, [%[rhs_ptr]], #8\n"
1419
          "ld1 {v1.8b}, [%[rhs_ptr]], #8\n"
1420
1421
          // Load 3 Lhs cells of size 4x2 each
          "ld1 {v2.8b}, [%[lhs_ptr]], #8\n"
```

```
1423
             "ld1 {v3.8b}, [%[lhs_ptr]], #8\n"
1424
             "ld1 {v4.8b}, [%[lhs_ptr]], #8\n"
1425
1426
            // Expand Lhs/Rhs cells to 16 bit.
1427
             "uxtl v0.8h, v0.8b\n"
1428
             "uxtl v1.8h, v1.8b\n"
1429
             "uxtl v2.8h, v2.8b\n"
1430
             "uxtl v3.8h, v3.8b\n"
1431
             "uxtl v4.8h, v4.8b\n"
1432
1433
             // Multiply-accumulate, level of depth 0
1434
             "umlal v8.4s, v2.4h, v0.h[0]\n"
             "umlal v9.4s, v2.4h, v0.h[1]\n"
1436
             "umlal v10.4s, v2.4h, v0.h[2]\n"
             "umlal v11.4s, v2.4h, v0.h[3]\n"
1438
             "umlal v12.4s, v2.4h, v1.h[0]\n"
1439
             "umlal v13.4s, v2.4h, v1.h[1]\n"
             "umlal v14.4s, v2.4h, v1.h[2]\n"
             "umlal v15.4s, v2.4h, v1.h[3]\n"
1442
             "umlal v16.4s, v3.4h, v0.h[0]\n"
1443
             "umlal v17.4s, v3.4h, v0.h[1]\n"
1444
             "umlal v18.4s, v3.4h, v0.h[2]\n"
             "umlal v19.4s, v3.4h, v0.h[3]\n"
1445
             "umlal v20.4s, v3.4h, v1.h[0]\n"
1447
             "umlal v21.4s, v3.4h, v1.h[1]\n"
1448
             "umlal v22.4s, v3.4h, v1.h[2]\n"
1449
             "umlal v23.4s, v3.4h, v1.h[3]\n"
             "umlal v24.4s, v4.4h, v0.h[0]\n"
1450
1451
             "umlal v25.4s, v4.4h, v0.h[1]\n"
1452
             "umlal v26.4s, v4.4h, v0.h[2]\n"
1453
             "umlal v27.4s, v4.4h, v0.h[3]\n"
1454
             "umlal v28.4s, v4.4h, v1.h[0]\n"
1455
             "umlal v29.4s, v4.4h, v1.h[1]\n"
1456
             "umlal v30.4s, v4.4h, v1.h[2]\n"
             "umlal v31.4s, v4.4h, v1.h[3]\n"
1457
1458
```

```
1459
             // Multiply-accumulate, level of depth 1
1460
             "umlal2 v8.4s, v2.8h, v0.h[4]\n"
             "umlal2 v9.4s, v2.8h, v0.h[5]\n"
1461
1462
             "umlal2 v10.4s, v2.8h, v0.h[6]\n"
1463
             "umlal2 v11.4s, v2.8h, v0.h[7]\n"
1464
             "umlal2 v12.4s, v2.8h, v1.h[4]\n"
1465
             "umlal2 v13.4s, v2.8h, v1.h[5]\n"
             "umlal2 v14.4s, v2.8h, v1.h[6]\n"
1466
1467
             "umlal2 v15.4s, v2.8h, v1.h[7]\n"
1468
             "umlal2 v16.4s, v3.8h, v0.h[4]\n"
1469
             "umlal2 v17.4s, v3.8h, v0.h[5]\n"
1470
             "umlal2 v18.4s, v3.8h, v0.h[6]\n"
1471
             "umlal2 v19.4s, v3.8h, v0.h[7]\n"
1472
             "umlal2 v20.4s, v3.8h, v1.h[4]\n"
             "umlal2 v21.4s, v3.8h, v1.h[5]\n"
1474
             "umlal2 v22.4s, v3.8h, v1.h[6]\n"
1475
             "umlal2 v23.4s, v3.8h, v1.h[7]\n"
1476
             "umlal2 v24.4s, v4.8h, v0.h[4]\n"
1477
             "umlal2 v25.4s, v4.8h, v0.h[5]\n"
1478
             "umlal2 v26.4s, v4.8h, v0.h[6]\n"
1479
             "umlal2 v27.4s, v4.8h, v0.h[7]\n"
1480
             "umlal2 v28.4s, v4.8h, v1.h[4]\n"
1481
             "umlal2 v29.4s, v4.8h, v1.h[5]\n"
             "umlal2 v30.4s, v4.8h, v1.h[6]\n"
1483
             "umlal2 v31.4s, v4.8h, v1.h[7]\n"
1484
1485
             // Loop. Decrement loop index (depth) by 2, since we just handled 2
             // levels of depth.
             "subs %w[depth], %w[depth], #2\n"
1487
             "bne loop_%=\n"
1488
1489
             // Store accumulators
             "mov x0, %[accum_ptr]\n"
1491
1492
             "st1 {v8.16b}, [x0], #16\n"
1493
             "st1 {v16.16b}, [x0], #16\n"
1494
             "st1 {v24.16b}, [x0], #16\n"
```

```
1495
             "st1 {v9.16b}, [x0], #16\n"
1496
            "st1 {v17.16b}, [x0], #16\n"
1497
            "st1 {v25.16b}, [x0], #16\n"
1498
             "st1 {v10.16b}, [x0], #16\n"
             "st1 {v18.16b}, [x0], #16\n"
1500
             "st1 {v26.16b}, [x0], #16\n"
            "st1 {v11.16b}, [x0], #16\n"
            "st1 {v19.16b}, [x0], #16\n"
1503
             "st1 {v27.16b}, [x0], #16\n"
1504
             "st1 {v12.16b}, [x0], #16\n"
             "st1 {v20.16b}, [x0], #16\n"
             "st1 {v28.16b}, [x0], #16\n"
             "st1 {v13.16b}, [x0], #16\n"
1508
             "st1 {v21.16b}, [x0], #16\n"
             "st1 {v29.16b}, [x0], #16\n"
             "st1 {v14.16b}, [x0], #16\n"
1511
             "st1 {v22.16b}, [x0], #16\n"
1512
            "st1 {v30.16b}, [x0], #16\n"
1513
             "st1 {v15.16b}, [x0], #16\n"
1514
             "st1 {v23.16b}, [x0], #16\n"
             "st1 {v31.16b}, [x0], #16\n"
1516
             : // outputs
1517
            [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
1518
             [depth] "+r"(depth)
             : // inputs
1519
             [accum_ptr] "r"(accum_ptr)
1521
             : // clobbers
             "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
1522
1523
             "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
             "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
1524
             "v27", "v28", "v29", "v30", "v31");
1526
        }
1527
      };
1528
1530
      // Faster kernel by ARM. Not expanding operands before multiplication.
```

```
1531
      // Tuned for A57. Compare to NEON_32bit_GEMM_Uint80perands_Uint32Accumulators_noexpand
       struct NEON_64bit_GEMM_Uint8Operands_Uint32Accumulators_noexpand_A57 {
        typedef std::uint8_t OperandType;
1534
        typedef std::uint32_t AccumulatorType;
1535
        typedef KernelFormat<KernelSideFormat<CellFormat<5, 16, CellOrder::WidthMajor>, 1>,
1536
                              KernelSideFormat<CellFormat<4, 16, CellOrder::WidthMajor>, 1> >
             Format;
        static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
1538
1539
           static const int kLhsWidth = Format::Lhs::kWidth;
1540
          static const int kRhsWidth = Format::Rhs::kWidth;
          AccumulatorType rowmajor_accumulator_buffer[kLhsWidth * kRhsWidth];
          asm volatile(
1543
            // Clear aggregators
1544
             "dup v12.4s, wzr\n"
1545
             "dup v13.4s, wzr\n"
1546
             "dup v14.4s, wzr\n"
1547
             "dup v15.4s, wzr\n"
             "dup v16.4s, wzr\n"
1548
1549
             "dup v17.4s, wzr\n"
             "dup v18.4s, wzr\n"
             "dup v19.4s, wzr\n"
             "dup v20.4s, wzr\n"
1553
             "dup v21.4s, wzr\n"
1554
             "dup v22.4s, wzr\n"
             "dup v23.4s, wzr\n"
             "dup v24.4s, wzr\n"
1557
             "dup v25.4s, wzr\n"
             "dup v26.4s, wzr\n"
1558
1559
             "dup v27.4s, wzr\n"
             "dup v28.4s, wzr\n"
             "dup v29.4s, wzr\n"
1562
             "dup v30.4s, wzr\n"
             "dup v31.4s, wzr\n"
1563
1564
             "loop_%=:\n"
1566
```

```
1567
          // Overview of register layout:
          //
1568
          // A 4x16 block of Rhs is stored in 8 bit in v0--v3.
1570
          // A 5x16 block of Lhs is cycled through v4 and v5 in 8 bit.
1571
          //
1572
          // A 4x5 block of aggregators is stored in v12-v31 (as 4x32 bit
          // components which would need to be added at the end)
          //
1574
          // The Lhs vectors are multiplied by the Rhs vectors with a widening
1575
1576
          // multiply to produce an intermediate result which is stored in
          // v6-v11. Each intermediate result is 8x16 bits so this happens
1578
          // twice for each Lhs/Rhs combination (once with UMULL for elements
1579
           // 0-7 and once with UMULL2 for elements 8-15).
1580
          //
          // UADALP is used to accumulate these intermediate results into the
          // result aggregators.
          //
           //
1584
1585
          //
           //
                                       +----+
           //
                                       |v0.b[0] |v1.b[0] |v2.b[0] |v3.b[0] |
                                   Rhs +-----+
           //
          //
                                       | ... | ... | ... | ... |
1589
           //
                                       +-----|
1590
           //
                                       |v0.b[15]|v1.b[15]|v2.b[15]|v3.b[15]|
                                       +----+
           //
1593
           //
           //
1594
1595
           //
          //
                Lhs
                                                                      //
1598
           // |v4.b[0]| ... |v4.b[15]|
1599
                                       | v12.4s | v13.4s | v14.4s | v15.4s |
          // |v5.b[0]| ... |v5.b[15]|
                                       | v16.4s | v17.4s | v18.4s | v19.4s |
           // |v4.b[0]| ... |v4.b[15]|
                                       | v20.4s | v21.4s | v22.4s | v23.4s |
           // |v5.b[0]| ... |v5.b[15]|
                                       | v24.4s | v25.4s | v26.4s | v27.4s |
```

```
1603
            // |v4.b[0]| ... |v4.b[15]|
                                           | v28.4s | v29.4s | v30.4s | v31.4s |
            // +-----+
1604
            //
            //
                                                            Accumulator
            //
            //
            // Further possible optimisations (not tried):
                - Move early loads into previous iteration (see Float32_WithScalar for example).
1611
                - Unroll loop 2x to alternate more smoothly between v4 and v5.
                - A different number of temporary registers might work better.
                - Pairing umull with corresponding umull2 might allow better
1614
            //
                  register loading (e.g. at the start of the loop)
                - Interleaving umull{2} and uadalp even more aggressively might
1616
            //
                  help, (not sure about latency vs. dispatch rate).
            //
            //
1618
1619
            // Start loading Rhs - further loads are interleaved amongst the
            // multiplies for better dispatch on A57.
1621
            "ld1 {v0.16b}, [%[rhs_ptr]], #16\n"
            // Load first Lhs vector - further loads are interleaved amongst the multiplies
1624
            "ld1 {v4.16b}, [%[lhs_ptr]], #16\n"
1626
            "umull
                     v6.8h, v0.8b, v4.8b\n"
            "ld1 {v1.16b}, [%[rhs_ptr]], #16\n" // 2nd RHS element
1628
            "umull
                     v7.8h, v1.8b, v4.8b\n"
            "ld1 {v2.16b}, [%[rhs_ptr]], #16\n" // 3rd RHS element
            "umull
                     v8.8h, v2.8b, v4.8b\n"
1631
            "ld1 {v3.16b}, [%[rhs_ptr]], #16\n" // 4th RHS element
            "umull
                     v9.8h, v3.8b, v4.8b\n"
            "umull2 v10.8h, v0.16b, v4.16b\n"
1634
            "umull2 v11.8h, v1.16b, v4.16b\n"
            "ld1 {v5.16b}, [%[lhs_ptr]], #16\n" // 2nd LHS element
1635
            "uadalp v12.4s, v6.8h\n"
            "umull2 v6.8h, v2.16b, v4.16b\n"
```

```
1639
            "uadalp v13.4s, v7.8h\n"
            "umull2 v7.8h, v3.16b, v4.16b\n"
            "ld1 \{v4.16b\}, [%[lhs_ptr]], #16\n" // 1st LHS element done - Reuse v4 for 3rd LHS element
1641
1642
            "uadalp v14.4s, v8.8h\n"
1643
            "umull
                      v8.8h, v0.8b, v5.8b\n"
1644
            "uadalp v15.4s, v9.8h\n"
            "umull
                      v9.8h, v1.8b, v5.8b\n"
            "uadalp v12.4s, v10.8h\n"
1646
            "umull
                     v10.8h, v2.8b, v5.8b\n"
1647
1648
            "uadalp v13.4s, v11.8h\n"
            "umull
                     v11.8h, v3.8b, v5.8b\n"
1651
            "uadalp v14.4s, v6.8h\n"
1652
            "umull2
                      v6.8h, v0.16b, v5.16b\n"
            "uadalp v15.4s, v7.8h\n"
1654
            "umull2
                      v7.8h, v1.16b, v5.16b\n"
            "uadalp v16.4s, v8.8h\n"
            "umull2
                      v8.8h, v2.16b, v5.16b\n"
            "uadalp v17.4s, v9.8h\n"
1657
1658
            "umull2
                     v9.8h, v3.16b, v5.16b\n"
            "ld1 {v5.16b}, [%[lhs_ptr]], #16\n" // 2nd LHS element done - Reuse v5 for 4th LHS element
            "uadalp v18.4s, v10.8h\n"
            "umull
1661
                     v10.8h, v0.8b, v4.8b\n"
            "uadalp v19.4s, v11.8h\n"
            "umull
                     v11.8h, v1.8b, v4.8b\n"
1664
1665
            "uadalp v16.4s, v6.8h\n"
            "umull
                      v6.8h, v2.8b, v4.8b\n"
1667
            "uadalp v17.4s, v7.8h\n"
1668
            "umull
                      v7.8h, v3.8b, v4.8b\n"
            "uadalp v18.4s, v8.8h\n"
1670
            "umull2
                      v8.8h, v0.16b, v4.16b\n"
1671
            "uadalp v19.4s, v9.8h\n"
1672
            "umull2
                      v9.8h, v1.16b, v4.16b\n"
            "uadalp
                    v20.4s, v10.8h\n"
            "umull2 v10.8h, v2.16b, v4.16b\n"
1674
```

```
1675
            "uadalp v21.4s, v11.8h\n"
1676
            "umull2 v11.8h, v3.16b, v4.16b\n"
1677
            "ld1 {v4.16b}, [%[lhs_ptr]], #16\n" // 3rd LHS element done - Reuse v4 for 5th LHS element
1678
1679
            "uadalp v22.4s, v6.8h\n"
1680
            "umull
                      v6.8h, v0.8b,
                                      v5.8b\n"
            "uadalp v23.4s, v7.8h\n"
            "umull
                      v7.8h, v1.8b,
                                      v5.8b\n"
             "uadalp v20.4s, v8.8h\n"
1683
1684
            "umull
                      v8.8h, v2.8b,
                                      v5.8b\n"
            "uadalp v21.4s, v9.8h\n"
            "umull
                      v9.8h, v3.8b, v5.8b\n"
            "uadalp v22.4s, v10.8h\n"
1688
            "umull2 v10.8h, v0.16b, v5.16b\n"
            "uadalp v23.4s, v11.8h\n"
            "umull2 v11.8h, v1.16b, v5.16b\n"
            "uadalp v24.4s, v6.8h\n"
1693
            "umull2 v6.8h, v2.16b, v5.16b\n"
1694
            "uadalp v25.4s, v7.8h\n"
            "umull2 v7.8h, v3.16b, v5.16b\n"
            "uadalp v26.4s, v8.8h\n"
            "umull
1697
                      v8.8h, v0.8b,
                                      v4.8b\n"
            "uadalp v27.4s, v9.8h\n"
            "umull
1699
                      v9.8h, v1.8b, v4.8b\n"
1700
            "uadalp v24.4s, v10.8h\n"
1701
            "umull
                     v10.8h, v2.8b, v4.8b\n"
             "uadalp v25.4s, v11.8h\n"
1702
1703
            "umull
                     v11.8h, v3.8b, v4.8b\n"
1704
1705
            "uadalp v26.4s, v6.8h\n"
1706
            "umull2 v6.8h, v0.16b, v4.16b\n"
1707
            "uadalp v27.4s, v7.8h\n"
1708
            "umull2
                     v7.8h, v1.16b, v4.16b\n"
            "uadalp v28.4s, v8.8h\n"
1709
             "umull2 v8.8h, v2.16b, v4.16b\n"
1710
```

```
1711
             "uadalp v29.4s, v9.8h\n"
1712
             "umull2 v9.8h, v3.16b, v4.16b\n"
             "uadalp v30.4s, v10.8h\n"
1713
1714
             "uadalp v31.4s, v11.8h\n"
1715
1716
             "uadalp v28.4s, v6.8h\n"
1717
             "uadalp v29.4s, v7.8h\n"
1718
             // Loop. Decrement loop index (depth) by 16, since we just handled
1719
1720
             // 16 levels of depth. Do this subs a bit before the end of the loop
1721
             // for better dispatch on A57.
1722
             "subs %w[depth], %w[depth], #16\n"
1723
             "uadalp v30.4s, v8.8h\n"
1724
             "uadalp v31.4s, v9.8h\n"
1725
1726
             "bne loop_%=\n"
1727
1728
             // Reduce aggregators horizontally
1729
             "addp v0.4s, v12.4s, v13.4s\n"
1730
             "addp v1.4s, v14.4s, v15.4s\n"
             "addp v2.4s, v16.4s, v17.4s\n"
1732
             "addp v3.4s, v18.4s, v19.4s\n"
1733
             "addp v4.4s, v20.4s, v21.4s\n"
1734
             "addp v5.4s, v22.4s, v23.4s\n"
             "addp v6.4s, v24.4s, v25.4s\n"
1736
             "addp v7.4s, v26.4s, v27.4s\n"
1737
             "addp v8.4s, v28.4s, v29.4s\n"
1738
             "addp v9.4s, v30.4s, v31.4s\n"
1739
1740
             "addp v10.4s, v0.4s, v1.4s\n"
1741
             "addp v11.4s, v2.4s, v3.4s\n"
1742
             "addp v12.4s, v4.4s, v5.4s\n"
             "addp v13.4s, v6.4s, v7.4s\n"
1743
1744
             "addp v14.4s, v8.4s, v9.4s\n"
1745
1746
             "mov x0, %[rowmajor_accumulator_buffer]\n"
```

```
1747
            "st1 {v10.16b}, [x0], #16\n"
            "st1 {v11.16b}, [x0], #16\n"
1748
            "st1 {v12.16b}, [x0], #16\n"
1749
1750
            "st1 {v13.16b}, [x0], #16\n"
            "st1 {v14.16b}, [x0], #16\n"
1751
            : // outputs
1752
1753
            [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
            [depth] "+r"(depth)
1754
1755
            : // inputs
1756
            [rowmajor_accumulator_buffer] "r"(rowmajor_accumulator_buffer)
            : // clobbers
1757
            "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
1758
1759
            "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
1760
            "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
            "v27", "v28", "v29", "v30", "v31");
1761
1762
1763
          // accumulate row-major accumulators into global (column-major) accumulators
          for (int 1 = 0; 1 < kLhsWidth; 1++) {
1764
1765
            for (int r = 0; r < kRhsWidth; r++) {
               accum ptr[1 + kLhsWidth * r] +=
1766
1767
                  rowmajor_accumulator_buffer[r + 1 * kRhsWidth];
            }
1768
          }
1769
1770
      };
1772
1773
      // Fast kernel operating on int8 operands.
      // It is assumed that one of the two int8 operands only takes values
1775
      // in [-127, 127], while the other may freely range in [-128, 127].
1776
      // The issue with both operands taking the value -128 is that:
1777
      // -128*-128 + -128*-128 == -32768 overflows int16.
      // Every other expression a*b + c*d, for any int8 a,b,c,d, fits in int16
1778
1779
      // range. That is the basic idea of this kernel.
      struct NEON_64bit_GEMM_Int80perands_Int32Accumulators_AccumTwoWithin16Bits {
1780
1781
        typedef std::int8_t OperandType;
1782
        typedef std::int32_t AccumulatorType;
```

```
1783
        typedef KernelFormat<KernelSideFormat<CellFormat<4, 16, CellOrder::WidthMajor>, 1>,
1784
                              KernelSideFormat<CellFormat<4, 16, CellOrder::WidthMajor>, 1> >
             Format;
1786
         static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
1787
           static const int kLhsWidth = Format::Lhs::kWidth;
          static const int kRhsWidth = Format::Rhs::kWidth;
1788
1789
          AccumulatorType rowmajor_accumulator_buffer[kLhsWidth * kRhsWidth];
          asm volatile(
             // Clear accumulators
1791
1792
             "dup v16.4s, wzr\n"
1793
             "dup v17.4s, wzr\n"
             "dup v18.4s, wzr\n"
1794
1795
             "dup v19.4s, wzr\n"
1796
             "dup v20.4s, wzr\n"
1797
             "dup v21.4s, wzr\n"
1798
             "dup v22.4s, wzr\n"
1799
             "dup v23.4s, wzr\n"
             "dup v24.4s, wzr\n"
             "dup v25.4s, wzr\n"
             "dup v26.4s, wzr\n"
             "dup v27.4s, wzr\n"
1804
             "dup v28.4s, wzr\n"
             "dup v29.4s, wzr\n"
1805
             "dup v30.4s, wzr\n"
             "dup v31.4s, wzr\n"
1808
1809
            // Initial loads and arithmetic of the first loop iteration,
            // taken out of the loop so that in the loop itself we have
1811
             // optimal streaming of data from memory.
             "ld1 {v0.16b}, [%[rhs_ptr]], #16\n"
             "ld1 {v4.16b}, [%[lhs_ptr]], #16\n"
1814
             "ld1 {v1.16b}, [%[rhs_ptr]], #16\n"
             "ld1 {v5.16b}, [%[lhs_ptr]], #16\n"
1815
1816
             "ld1 {v2.16b}, [%[rhs_ptr]], #16\n"
             "ld1 {v3.16b}, [%[rhs_ptr]], #16\n"
1818
```

```
1819
            "smull
                      v8.8h, v0.8b, v4.8b\n"
            "smull
                      v9.8h, v1.8b, v4.8b\n"
            "ld1 {v6.16b}, [%[lhs_ptr]], #16\n"
1822
            "smull
                      v10.8h, v2.8b, v4.8b\n"
            "smull
                      v11.8h, v3.8b, v4.8b\n"
1824
            "ld1 {v7.16b}, [%[lhs_ptr]], #16\n"
            "smull
                      v12.8h, v0.8b, v5.8b\n"
            "smull
                      v13.8h, v1.8b, v5.8b\n"
            "smull
1827
                      v14.8h, v2.8b, v5.8b\n"
1828
            "smull
                      v15.8h, v3.8b, v5.8b\n"
            // Multiply-accumulate second-half, again into the same
            // 16bit local accumulator registers. This is where we
1832
            // take advantage of having int8 instead of uint8 and therefore
            // being able to accumulate two products into int16.
1834
            "smlal2
                      v8.8h, v0.16b, v4.16b\n"
            "smlal2
                      v9.8h, v1.16b, v4.16b\n"
            "smlal2
                      v10.8h, v2.16b, v4.16b\n"
1837
            "smlal2
                      v11.8h, v3.16b, v4.16b\n"
            "smlal2
                      v12.8h,
1838
                               v0.16b, v5.16b\n"
            "smlal2
                      v13.8h,
                              v1.16b, v5.16b\n"
            "smlal2
                      v14.8h,
                               v2.16b,
                                       v5.16b\n"
1841
            "smlal2
                      v15.8h, v3.16b, v5.16b\n"
            "subs %w[depth], %w[depth], #16\n"
1844
1845
            // If the loop depth is only 16, then we can skip the general loop
            // and go straight to the final part of the code.
            "beg after_loop_last16_%=\n"
1848
            // General loop.
            "loop_%=:\n"
1851
            // Overview of register layout:
1854
            // A 4x16 block of Rhs is stored in 8 bit in v0--v3.
```

```
1855
           // A 4x16 block of Lhs is stored in 8 bit in v4--v7.
           //
           // A 4x4 block of accumulators is stored in v16-v31 (as 4x32 bit
           // components which need to be horizontally-added at the end)
           //
           // The Lhs vectors are multiplied by the Rhs vectors with a widening
           // multiply over the 8 first levels of depth, producing int16x8
           // vectors of products for each position in the accumulator matrix.
           // Here comes the special trick: since the operands are signed int8,
1864
           // their range being [-2^7, 2^7], their products are in range
           // [ -2^14 , 2^14 - 1 ), meaning that we can add two such values
           // without any risk of overflowing int16.
           // We thus proceed with the 8 next levels of depth, multiplying
           // again Lhs by Rhs, accumulating into this existing int16x8 vector.
           //
           // Only then, having processed 16 levels of depth, do we need to
1871
           // horizontally add these int16x8 accumulators into the final
           // int32x4 accumulators.
1872
           //
1874
           // As we do not have enough registers to store all 16 int16x8
           // temporary-16bit-accumulators, we have them cycle through v8--v15.
1876
           //
           //
1877
           // Register layout (ignoring the v8--v15 temporary 16bit accumulators):
1878
           //
1879
                                          +----+
           //
           //
                                          |v0.b[0] |v1.b[0] |v2.b[0] |v3.b[0] |
                                     Rhs +-----+
           //
           //
                                          | ... | ... | ... | ... |
                                          +-----
           //
1884
           //
                                          |v0.b[15]|v1.b[15]|v2.b[15]|v3.b[15]|
                                          +----+
           //
           //
1887
1888
           //
           //
           11
                 Lhs
```

```
//
1891
           // +-----+
           // |v4.b[0]| ... |v4.b[15]|
                                        | v16.4s | v17.4s | v18.4s | v19.4s |
1894
           // |v5.b[0]| ... |v5.b[15]|
                                         | v20.4s | v21.4s | v22.4s | v23.4s |
           // |v6.b[0]| ... |v6.b[15]|
                                         | v24.4s | v25.4s | v26.4s | v27.4s |
           // |v7.b[0]| ... |v7.b[15]|
                                         | v28.4s | v29.4s | v30.4s | v31.4s |
1896
           // +-----+
           //
1898
           //
1899
                                                        Accumulator
           //
           // Some multiplications and 16-bit accumulation were already done above,
           // so we start right away in the middle.
1904
           "sadalp v16.4s, v8.8h\n"
           "ld1 {v4.16b}, [%[lhs_ptr]], #16\n"
           "smull
                    v8.8h, v0.8b, v6.8b\n"
           "sadalp v17.4s, v9.8h\n"
           "ld1 {v5.16b}, [%[lhs_ptr]], #16\n"
           "smull
                    v9.8h, v1.8b, v6.8b\n"
           "sadalp v18.4s, v10.8h\n"
1911
           "smull
                    v10.8h, v2.8b, v6.8b\n"
           "sadalp v19.4s, v11.8h\n"
           "smull
                    v11.8h, v3.8b, v6.8b\n"
1914
           "sadalp v20.4s, v12.8h\n"
           "smull
                    v12.8h, v0.8b, v7.8b\n"
1916
           "sadalp v21.4s, v13.8h\n"
1917
           "smull
                    v13.8h, v1.8b, v7.8b\n"
                   v22.4s, v14.8h\n"
1918
           "sadalp
           "smull
                    v14.8h, v2.8b, v7.8b\n"
           "sadalp
                  v23.4s, v15.8h\n"
           "smull
                    v15.8h, v3.8b, v7.8b\n"
           // Multiply-accumulate second-half, again into the same
1923
1924
           // 16bit local accumulator registers. This is where we
           // take advantage of having int8 instead of uint8 and therefore
           // being able to accumulate two products into int16.
```

```
1927
            "smlal2
                      v8.8h, v0.16b, v6.16b\n"
1928
            "smlal2
                      v9.8h, v1.16b, v6.16b\n"
            "smlal2
1929
                      v10.8h, v2.16b, v6.16b\n"
1930
            "smlal2
                      v11.8h, v3.16b, v6.16b\n"
1931
1932
            "ld1 {v6.16b}, [%[lhs_ptr]], #16\n"
1934
            "smlal2 v12.8h, v0.16b, v7.16b\n"
            "ld1 {v0.16b}, [%[rhs_ptr]], #16\n"
1935
            "smlal2 v13.8h, v1.16b, v7.16b\n"
1936
            "ld1 {v1.16b}, [%[rhs_ptr]], #16\n"
1938
            "smlal2 v14.8h, v2.16b, v7.16b\n"
            "ld1 {v2.16b}, [%[rhs_ptr]], #16\n"
1940
            "smlal2 v15.8h, v3.16b, v7.16b\n"
            "ld1 {v3.16b}, [%[rhs_ptr]], #16\n"
            "sadalp v24.4s, v8.8h\n"
            "smull
1944
                      v8.8h, v0.8b, v4.8b\n"
            "sadalp v25.4s, v9.8h\n"
            "ld1 {v7.16b}, [%[lhs_ptr]], #16\n"
1947
            "smull
                      v9.8h, v1.8b, v4.8b\n"
1948
            "sadalp v26.4s, v10.8h\n"
            "smull
1949
                      v10.8h, v2.8b, v4.8b\n"
            "sadalp v27.4s, v11.8h\n"
            "smull
                      v11.8h, v3.8b, v4.8b\n"
            "sadalp v28.4s, v12.8h\n"
1953
            "smull
                      v12.8h, v0.8b, v5.8b\n"
            "sadalp
                    v29.4s, v13.8h\n"
1954
1955
            "smull
                      v13.8h, v1.8b, v5.8b\n"
            "sadalp v30.4s, v14.8h\n"
            "smull
                      v14.8h, v2.8b, v5.8b\n"
1958
            "sadalp
                    v31.4s, v15.8h\n"
            "smull
1959
                      v15.8h, v3.8b, v5.8b\n"
            // Multiply-accumulate second-half, again into the same
1962
            // 16bit local accumulator registers. This is where we
```

```
1963
            // take advantage of having int8 instead of uint8 and therefore
1964
            // being able to accumulate two products into int16.
            "smlal2
                      v8.8h, v0.16b, v4.16b\n"
            "smlal2
                      v9.8h, v1.16b, v4.16b\n"
            "smlal2
                      v10.8h, v2.16b, v4.16b\n"
            "smlal2
                      v11.8h, v3.16b, v4.16b\n"
1968
            // Loop. Decrement loop index (depth) by 16, since we just handled
1971
            // 16 levels of depth. Do this subs a bit before the end of the loop
1972
            // for better dispatch on A57.
            "subs %w[depth], %w[depth], #16\n"
1974
            "smlal2
                      v12.8h, v0.16b, v5.16b\n"
            "smlal2
                      v13.8h, v1.16b, v5.16b\n"
1976
            "smlal2
                      v14.8h, v2.16b, v5.16b\n"
1978
            "smlal2
                      v15.8h, v3.16b, v5.16b\n"
1979
            "bne loop_%=\n"
            // Final code for the last 16 levels of depth.
            // There is nothing to load anymore, only some arithmetic to finish.
1984
            "after_loop_last16_%=:\n"
1985
            // Some multiplications and 16-bit accumulation were already done above,
            // so we start right away in the middle.
1988
            "sadalp v16.4s, v8.8h\n"
            "smull
                      v8.8h, v0.8b, v6.8b\n"
            "sadalp v17.4s, v9.8h\n"
            "smull
                      v9.8h, v1.8b, v6.8b\n"
            "sadalp v18.4s, v10.8h\n"
            "smull
                      v10.8h, v2.8b, v6.8b\n"
1994
            "sadalp v19.4s, v11.8h\n"
            "smull
1995
                      v11.8h, v3.8b, v6.8b\n"
            "sadalp v20.4s, v12.8h\n"
            "smull
                      v12.8h, v0.8b, v7.8b\n"
            "sadalp v21.4s, v13.8h\n"
```

```
1999
            "smull
                      v13.8h, v1.8b, v7.8b\n"
            "sadalp v22.4s, v14.8h\n"
            "smull
                      v14.8h, v2.8b, v7.8b\n"
            "sadalp
                     v23.4s, v15.8h\n"
            "smull
                      v15.8h, v3.8b, v7.8b\n"
2004
            // Multiply-accumulate second-half, again into the same
            // 16bit local accumulator registers. This is where we
2006
            // take advantage of having int8 instead of uint8 and therefore
2008
            // being able to accumulate two products into int16.
            "smlal2
                      v8.8h, v0.16b, v6.16b\n"
            "smlal2
                      v9.8h, v1.16b, v6.16b\n"
2011
            "smlal2
                      v10.8h, v2.16b,
                                        v6.16b\n"
            "smlal2
                      v11.8h,
                              v3.16b, v6.16b\n"
            "smlal2
                      v12.8h,
                               v0.16b, v7.16b\n"
2014
            "smlal2
                      v13.8h,
                               v1.16b, v7.16b\n"
            "smlal2
                      v14.8h,
                              v2.16b, v7.16b\n"
            "smlal2
                      v15.8h, v3.16b, v7.16b\n"
2017
2018
            "sadalp
                     v24.4s, v8.8h\n"
2019
            "sadalp v25.4s, v9.8h\n"
            "sadalp v26.4s, v10.8h\n"
2021
            "sadalp v27.4s, v11.8h\n"
            "sadalp v28.4s, v12.8h\n"
            "sadalp v29.4s, v13.8h\n"
2024
            "sadalp
                     v30.4s, v14.8h\n"
            "sadalp v31.4s, v15.8h\n"
            // Reduce 32bit accumulators horizontally, and load
2028
            // destination values from memory.
            "mov x0, %[accum_ptr]\n"
            "addp v0.4s, v16.4s, v20.4s\n"
            "addp v1.4s, v24.4s, v28.4s\n"
            "ld1 {v12.16b}, [x0], #16\n"
            "addp v2.4s, v17.4s, v21.4s\n"
2034
            "addp v3.4s, v25.4s, v29.4s\n"
```

```
"ld1 {v13.16b}, [x0], #16\n"
            "addp v4.4s, v18.4s, v22.4s\n"
            "addp v5.4s, v26.4s, v30.4s\n"
            "ld1 {v14.16b}, [x0], #16\n"
            "addp v6.4s, v19.4s, v23.4s\n"
            "addp v7.4s, v27.4s, v31.4s\n"
            "ld1 {v15.16b}, [x0], #16\n"
            "mov x0, %[accum_ptr]\n"
2044
            // Reduce 32bit accumulators horizontally, second pass
            // (each pass adds pairwise. we need to add 4-wise).
            "addp v8.4s, v0.4s, v1.4s\n"
            "addp v9.4s, v2.4s, v3.4s\n"
2048
            "addp v10.4s, v4.4s, v5.4s\n"
            "addp v11.4s, v6.4s, v7.4s\n"
            // Add horizontally-reduced accumulators into
            // the values loaded from memory
            "add v12.4s, v12.4s, v8.4s\n"
2054
            "add v13.4s, v13.4s, v9.4s\n"
            "add v14.4s, v14.4s, v10.4s\n"
            "add v15.4s, v15.4s, v11.4s\n"
2058
            // Store back into memory
2059
            "st1 {v12.16b}, [x0], #16\n"
            "st1 {v13.16b}, [x0], #16\n"
            "st1 {v14.16b}, [x0], #16\n"
            "st1 {v15.16b}, [x0], #16\n"
            : // outputs
2064
            [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
            [depth] "+r"(depth)
            : // inputs
            [accum_ptr] "r"(accum_ptr)
2068
            : // clobbers
            "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
            "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
```

```
"v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
2071
2072
             "v27", "v28", "v29", "v30", "v31");
2073
        }
2074
      };
2075
2076
      // We don't actually use int32*int32 in production. This is just an
2078
      // experiment to help dissociate the effect of integer-vs-float, from the
2079
      // effect of operands width.
      struct NEON_64bit_GEMM_Int32_WithScalar {
         typedef std::int32_t OperandType;
         typedef std::int32_t AccumulatorType;
         typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
2084
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 2> >
             Format;
         static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
           asm volatile(
             // Load accumulators
             "mov x0, %[accum_ptr]\n"
             "ld1 {v8.16b}, [x0], #16\n"
             "ld1 {v16.16b}, [x0], #16\n"
             "ld1 {v24.16b}, [x0], #16\n"
             "ld1 {v9.16b}, [x0], #16\n"
2094
             "ld1 {v17.16b}, [x0], #16\n"
             "ld1 {v25.16b}, [x0], #16\n"
             "ld1 {v10.16b}, [x0], #16\n"
             "ld1 {v18.16b}, [x0], #16\n"
             "ld1 {v26.16b}, [x0], #16\n"
             "ld1 {v11.16b}, [x0], #16\n"
2100
             "ld1 {v19.16b}, [x0], #16\n"
2101
             "ld1 {v27.16b}, [x0], #16\n"
2102
             "ld1 {v12.16b}, [x0], #16\n"
             "ld1 {v20.16b}, [x0], #16\n"
2104
             "ld1 {v28.16b}, [x0], #16\n"
2105
             "ld1 {v13.16b}, [x0], #16\n"
2106
             "ld1 {v21.16b}, [x0], #16\n"
```

```
2107
             "ld1 {v29.16b}, [x0], #16\n"
2108
             "ld1 {v14.16b}, [x0], #16\n"
2109
            "ld1 {v22.16b}, [x0], #16\n"
             "ld1 {v30.16b}, [x0], #16\n"
2111
             "ld1 {v15.16b}, [x0], #16\n"
             "ld1 {v23.16b}, [x0], #16\n"
2113
             "ld1 {v31.16b}, [x0], #16\n"
2114
2115
             "loop_%=:\n"
2116
2117
             // Load 2 Rhs cell of size 1x4 each
2118
             "ld1 {v0.4s}, [%[rhs_ptr]], #16\n"
2119
             "ld1 {v1.4s}, [%[rhs_ptr]], #16\n"
2121
            // Load 3 Lhs cells of size 4x1 each
2122
            "ld1 {v2.4s}, [%[lhs_ptr]], #16\n"
2123
             "ld1 {v3.4s}, [%[lhs_ptr]], #16\n"
2124
             "ld1 {v4.4s}, [%[lhs_ptr]], #16\n"
2126
            // Multiply-accumulate
             "mla v8.4s, v2.4s, v0.s[0]\n"
2128
             "mla v9.4s, v2.4s, v0.s[1]\n"
2129
             "mla v10.4s, v2.4s, v0.s[2]\n"
2130
             "mla v11.4s, v2.4s, v0.s[3]\n"
             "mla v12.4s, v2.4s, v1.s[0]\n"
            "mla v13.4s, v2.4s, v1.s[1]\n"
2132
             "mla v14.4s, v2.4s, v1.s[2]\n"
2134
             "mla v15.4s, v2.4s, v1.s[3]\n"
2135
             "mla v16.4s, v3.4s, v0.s[0]\n"
2136
             "mla v17.4s, v3.4s, v0.s[1]\n"
2137
             "mla v18.4s, v3.4s, v0.s[2]\n"
2138
             "mla v19.4s, v3.4s, v0.s[3]\n"
             "mla v20.4s, v3.4s, v1.s[0]\n"
2140
             "mla v21.4s, v3.4s, v1.s[1]\n"
            "mla v22.4s, v3.4s, v1.s[2]\n"
2141
2142
             "mla v23.4s, v3.4s, v1.s[3]\n"
```

```
2143
             "mla v24.4s, v4.4s, v0.s[0]\n"
2144
            "mla v25.4s, v4.4s, v0.s[1]\n"
2145
             "mla v26.4s, v4.4s, v0.s[2]\n"
2146
             "mla v27.4s, v4.4s, v0.s[3]\n"
2147
             "mla v28.4s, v4.4s, v1.s[0]\n"
2148
             "mla v29.4s, v4.4s, v1.s[1]\n"
2149
             "mla v30.4s, v4.4s, v1.s[2]\n"
2150
             "mla v31.4s, v4.4s, v1.s[3]\n"
2151
            // Loop. Decrement loop index (depth) by 1, since we just handled 1
2153
             // level of depth.
2154
             "subs %w[depth], %w[depth], #1\n"
2155
             "bne loop_%=\n"
2156
2157
            // Store accumulators
2158
             "mov x0, %[accum_ptr]\n"
2159
             "st1 {v8.16b}, [x0], #16\n"
2160
             "st1 {v16.16b}, [x0], #16\n"
             "st1 {v24.16b}, [x0], #16\n"
2162
             "st1 {v9.16b}, [x0], #16\n"
2163
             "st1 {v17.16b}, [x0], #16\n"
2164
             "st1 {v25.16b}, [x0], #16\n"
             "st1 {v10.16b}, [x0], #16\n"
2166
             "st1 {v18.16b}, [x0], #16\n"
             "st1 {v26.16b}, [x0], #16\n"
2168
             "st1 {v11.16b}, [x0], #16\n"
2169
             "st1 {v19.16b}, [x0], #16\n"
             "st1 {v27.16b}, [x0], #16\n"
2171
            "st1 {v12.16b}, [x0], #16\n"
             "st1 {v20.16b}, [x0], #16\n"
2173
             "st1 {v28.16b}, [x0], #16\n"
2174
             "st1 {v13.16b}, [x0], #16\n"
             "st1 {v21.16b}, [x0], #16\n"
2176
             "st1 {v29.16b}, [x0], #16\n"
2177
             "st1 {v14.16b}, [x0], #16\n"
2178
             "st1 {v22.16b}, [x0], #16\n"
```

```
2179
             "st1 {v30.16b}, [x0], #16\n"
2180
            "st1 {v15.16b}, [x0], #16\n"
2181
            "st1 {v23.16b}, [x0], #16\n"
2182
            "st1 {v31.16b}, [x0], #16\n"
2183
             : // outputs
2184
             [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
2185
             [depth] "+r"(depth)
             : // inputs
2186
             [accum_ptr] "r"(accum_ptr)
2188
             : // clobbers
             "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
2189
             "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
2190
2191
             "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
             "v27", "v28", "v29", "v30", "v31");
2193
        }
      };
2194
2195
2196
      // Not very efficient kernel, just an experiment to see what we can do
2197
      // without using NEON multiply-with-scalar instructions.
2198
      struct NEON_64bit_GEMM_Float32_WithVectorDuplicatingScalar {
2199
        typedef float OperandType;
2200
        typedef float AccumulatorType;
2201
        typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
2202
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 2> >
             Format;
2204
         static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
2205
          asm volatile(
            // Load accumulators
2206
2207
             "mov x0, %[accum_ptr]\n"
2208
             "ld1 {v8.16b}, [x0], #16\n"
2209
             "ld1 {v16.16b}, [x0], #16\n"
2210
             "ld1 {v24.16b}, [x0], #16\n"
2211
            "ld1 {v9.16b}, [x0], #16\n"
2212
             "ld1 {v17.16b}, [x0], #16\n"
2213
             "ld1 {v25.16b}, [x0], #16\n"
2214
             "ld1 {v10.16b}, [x0], #16\n"
```

```
2215
             "ld1 {v18.16b}, [x0], #16\n"
2216
             "ld1 {v26.16b}, [x0], #16\n"
            "ld1 {v11.16b}, [x0], #16\n"
2218
             "ld1 {v19.16b}, [x0], #16\n"
2219
             "ld1 {v27.16b}, [x0], #16\n"
             "ld1 {v12.16b}, [x0], #16\n"
2221
            "ld1 {v20.16b}, [x0], #16\n"
             "ld1 {v28.16b}, [x0], #16\n"
             "ld1 {v13.16b}, [x0], #16\n"
2224
             "ld1 {v21.16b}, [x0], #16\n"
2225
             "ld1 {v29.16b}, [x0], #16\n"
2226
             "ld1 {v14.16b}, [x0], #16\n"
2227
            "ld1 {v22.16b}, [x0], #16\n"
2228
             "ld1 {v30.16b}, [x0], #16\n"
2229
             "ld1 {v15.16b}, [x0], #16\n"
2230
             "ld1 {v23.16b}, [x0], #16\n"
2231
             "ld1 {v31.16b}, [x0], #16\n"
2232
             "loop_%=:\n"
2234
2235
            // Load 2 Rhs cell of size 1x4 each
2236
             "ld1 {v5.4s}, [%[rhs_ptr]], #16\n"
             "ld1 {v6.4s}, [%[rhs_ptr]], #16\n"
2238
2239
            // Load 3 Lhs cells of size 4x1 each
2240
             "ld1 {v2.4s}, [%[lhs_ptr]], #16\n"
2241
             "ld1 {v3.4s}, [%[lhs_ptr]], #16\n"
             "ld1 {v4.4s}, [%[lhs_ptr]], #16\n"
2243
2244
            // Multiply-accumulate
2245
             "dup v0.4s, v5.s[0]\n"
2246
             "dup v1.4s, v5.s[1]\n"
2247
             "fmla v8.4s, v2.4s, v0.4s\n"
2248
             "fmla v16.4s, v3.4s, v0.4s\n"
2249
             "fmla v24.4s, v4.4s, v0.4s\n"
             "fmla v9.4s, v2.4s, v1.4s\n"
```

```
2251
             "fmla v17.4s, v3.4s, v1.4s\n"
2252
             "fmla v25.4s, v4.4s, v1.4s\n"
2253
            "dup v0.4s, v5.s[2]\n"
2254
             "dup v1.4s, v5.s[3]\n"
             "fmla v10.4s, v2.4s, v0.4s\n"
2256
             "fmla v18.4s, v3.4s, v0.4s\n"
2257
             "fmla v26.4s, v4.4s, v0.4s\n"
2258
             "fmla v11.4s, v2.4s, v1.4s\n"
2259
             "fmla v19.4s, v3.4s, v1.4s\n"
             "fmla v27.4s, v4.4s, v1.4s\n"
2261
             "dup v0.4s, v6.s[0]\n"
2262
             "dup v1.4s, v6.s[1]\n"
2263
             "fmla v12.4s, v2.4s, v0.4s\n"
2264
             "fmla v20.4s, v3.4s, v0.4s\n"
2265
             "fmla v28.4s, v4.4s, v0.4s\n"
2266
             "fmla v13.4s, v2.4s, v1.4s\n"
2267
             "fmla v21.4s, v3.4s, v1.4s\n"
2268
             "fmla v29.4s, v4.4s, v1.4s\n"
2269
             "dup v0.4s, v6.s[2]\n"
2270
             "dup v1.4s, v6.s[3]\n"
             "fmla v14.4s, v2.4s, v0.4s\n"
2272
             "fmla v22.4s, v3.4s, v0.4s\n"
2273
            "fmla v30.4s, v4.4s, v0.4s\n"
2274
             "fmla v15.4s, v2.4s, v1.4s\n"
2275
             "fmla v23.4s, v3.4s, v1.4s\n"
2276
             "fmla v31.4s, v4.4s, v1.4s\n"
2277
2278
            // Loop. Decrement loop index (depth) by 1, since we just handled 1
2279
             // level of depth.
2280
             "subs %w[depth], %w[depth], #1\n"
2281
             "bne loop_%=\n"
             // Store accumulators
2284
             "mov x0, %[accum_ptr]\n"
2285
             "st1 {v8.16b}, [x0], #16\n"
2286
             "st1 {v16.16b}, [x0], #16\n"
```

```
2287
             "st1 {v24.16b}, [x0], #16\n"
2288
             "st1 {v9.16b}, [x0], #16\n"
2289
             "st1 {v17.16b}, [x0], #16\n"
             "st1 {v25.16b}, [x0], #16\n"
2291
             "st1 {v10.16b}, [x0], #16\n"
2292
             "st1 {v18.16b}, [x0], #16\n"
2293
             "st1 {v26.16b}, [x0], #16\n"
2294
             "st1 {v11.16b}, [x0], #16\n"
             "st1 {v19.16b}, [x0], #16\n"
2296
             "st1 {v27.16b}, [x0], #16\n"
2297
             "st1 {v12.16b}, [x0], #16\n"
2298
             "st1 {v20.16b}, [x0], #16\n"
2299
             "st1 {v28.16b}, [x0], #16\n"
             "st1 {v13.16b}, [x0], #16\n"
2301
             "st1 {v21.16b}, [x0], #16\n"
2302
             "st1 {v29.16b}, [x0], #16\n"
2303
             "st1 {v14.16b}, [x0], #16\n"
2304
             "st1 {v22.16b}, [x0], #16\n"
2305
             "st1 {v30.16b}, [x0], #16\n"
2306
             "st1 {v15.16b}, [x0], #16\n"
             "st1 {v23.16b}, [x0], #16\n"
2307
2308
             "st1 {v31.16b}, [x0], #16\n"
             : // outputs
2310
             [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
             [depth] "+r"(depth)
2312
             : // inputs
2313
             [accum_ptr] "r"(accum_ptr)
2314
             : // clobbers
2315
             "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
2316
             "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
2317
             "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
             "v27", "v28", "v29", "v30", "v31");
2318
        }
2319
2320
      };
2321
2322
      // This is the "most natural" kernel, using NEON multiply-with-scalar instructions.
```

```
struct NEON_64bit_GEMM_Float32_WithScalar {
2324
         typedef float OperandType;
         typedef float AccumulatorType;
2326
         typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 2> >
2328
             Format;
2329
         static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
2330
           asm volatile(
             // Load accumulators
             "mov x0, %[accum_ptr]\n"
2333
             "ld1 {v8.16b}, [x0], #16\n"
2334
             "ld1 {v16.16b}, [x0], #16\n"
2335
             "ld1 {v24.16b}, [x0], #16\n"
2336
             "ld1 {v9.16b}, [x0], #16\n"
2337
             "ld1 {v17.16b}, [x0], #16\n"
2338
             "ld1 {v25.16b}, [x0], #16\n"
2339
             "ld1 {v10.16b}, [x0], #16\n"
2340
             "ld1 {v18.16b}, [x0], #16\n"
2341
             "ld1 {v26.16b}, [x0], #16\n"
2342
             "ld1 {v11.16b}, [x0], #16\n"
2343
             "ld1 {v19.16b}, [x0], #16\n"
2344
             "ld1 {v27.16b}, [x0], #16\n"
             "ld1 {v12.16b}, [x0], #16\n"
2346
             "ld1 {v20.16b}, [x0], #16\n"
2347
             "ld1 {v28.16b}, [x0], #16\n"
2348
             "ld1 {v13.16b}, [x0], #16\n"
2349
             "ld1 {v21.16b}, [x0], #16\n"
2350
             "ld1 {v29.16b}, [x0], #16\n"
2351
             "ld1 {v14.16b}, [x0], #16\n"
2352
             "ld1 {v22.16b}, [x0], #16\n"
2353
             "ld1 {v30.16b}, [x0], #16\n"
2354
             "ld1 {v15.16b}, [x0], #16\n"
             "ld1 {v23.16b}, [x0], #16\n"
2356
             "ld1 {v31.16b}, [x0], #16\n"
2357
2358
             "loop_%=:\n"
```

```
2359
2360
             // Load 2 Rhs cell of size 1x4 each
             "ld1 {v0.4s}, [%[rhs_ptr]], #16\n"
             "ld1 {v1.4s}, [%[rhs_ptr]], #16\n"
2364
            // Load 3 Lhs cells of size 4x1 each
2365
             "ld1 {v2.4s}, [%[lhs_ptr]], #16\n"
2366
             "ld1 {v3.4s}, [%[lhs_ptr]], #16\n"
             "ld1 {v4.4s}, [%[lhs_ptr]], #16\n"
2368
2369
            // Multiply-accumulate
2370
             "fmla v8.4s, v2.4s, v0.s[0]\n"
2371
             "fmla v9.4s, v2.4s, v0.s[1]\n"
2372
             "fmla v10.4s, v2.4s, v0.s[2]\n"
2373
             "fmla v11.4s, v2.4s, v0.s[3]\n"
            "fmla v12.4s, v2.4s, v1.s[0]\n"
2374
2375
             "fmla v13.4s, v2.4s, v1.s[1]\n"
2376
             "fmla v14.4s, v2.4s, v1.s[2]\n"
2377
             "fmla v15.4s, v2.4s, v1.s[3]\n"
2378
            "fmla v16.4s, v3.4s, v0.s[0]\n"
            "fmla v17.4s, v3.4s, v0.s[1]\n"
2379
2380
             "fmla v18.4s, v3.4s, v0.s[2]\n"
            "fmla v19.4s, v3.4s, v0.s[3]\n"
2382
            "fmla v20.4s, v3.4s, v1.s[0]\n"
             "fmla v21.4s, v3.4s, v1.s[1]\n"
2384
             "fmla v22.4s, v3.4s, v1.s[2]\n"
             "fmla v23.4s, v3.4s, v1.s[3]\n"
2386
             "fmla v24.4s, v4.4s, v0.s[0]\n"
            "fmla v25.4s, v4.4s, v0.s[1]\n"
2388
             "fmla v26.4s, v4.4s, v0.s[2]\n"
2389
             "fmla v27.4s, v4.4s, v0.s[3]\n"
             "fmla v28.4s, v4.4s, v1.s[0]\n"
             "fmla v29.4s, v4.4s, v1.s[1]\n"
2392
             "fmla v30.4s, v4.4s, v1.s[2]\n"
2393
             "fmla v31.4s, v4.4s, v1.s[3]\n"
2394
```

```
// Loop. Decrement loop index (depth) by 1, since we just handled 1
2396
             // level of depth.
             "subs %w[depth], %w[depth], #1\n"
             "bne loop_%=\n"
2400
            // Store accumulators
2401
             "mov x0, %[accum_ptr]\n"
2402
             "st1 {v8.16b}, [x0], #16\n"
2403
             "st1 {v16.16b}, [x0], #16\n"
2404
             "st1 {v24.16b}, [x0], #16\n"
2405
             "st1 {v9.16b}, [x0], #16\n"
2406
             "st1 {v17.16b}, [x0], #16\n"
             "st1 {v25.16b}, [x0], #16\n"
2408
             "st1 {v10.16b}, [x0], #16\n"
             "st1 {v18.16b}, [x0], #16\n"
2410
             "st1 {v26.16b}, [x0], #16\n"
2411
             "st1 {v11.16b}, [x0], #16\n"
2412
            "st1 {v19.16b}, [x0], #16\n"
2413
             "st1 {v27.16b}, [x0], #16\n"
2414
             "st1 {v12.16b}, [x0], #16\n"
2415
             "st1 {v20.16b}, [x0], #16\n"
2416
             "st1 {v28.16b}, [x0], #16\n"
2417
             "st1 {v13.16b}, [x0], #16\n"
2418
             "st1 {v21.16b}, [x0], #16\n"
2419
             "st1 {v29.16b}, [x0], #16\n"
2420
             "st1 {v14.16b}, [x0], #16\n"
2421
             "st1 {v22.16b}, [x0], #16\n"
2422
             "st1 {v30.16b}, [x0], #16\n"
2423
            "st1 {v15.16b}, [x0], #16\n"
2424
             "st1 {v23.16b}, [x0], #16\n"
2425
             "st1 {v31.16b}, [x0], #16\n"
2426
             : // outputs
             [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
2427
2428
             [depth] "+r"(depth)
2429
             : // inputs
2430
             [accum_ptr] "r"(accum_ptr)
```

```
2431
             : // clobbers
2432
             "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
             "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
2433
2434
             "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
2435
             "v27", "v28", "v29", "v30", "v31");
2436
        }
2437
      };
2438
2439
      // Faster kernel contributed by ARM. Tuned for A57.
2440
      struct NEON_64bit_GEMM_Float32_WithScalar_A57 {
2441
         typedef float OperandType;
2442
         typedef float AccumulatorType;
2443
         typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
2444
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 2> >
2445
             Format;
2446
         static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
2447
           asm volatile(
             // Load accumulators
2448
2449
             "mov x0, %[accum_ptr]\n"
2450
             "ld1 {v8.16b}, [x0], #16\n"
2451
             "ld1 {v16.16b}, [x0], #16\n"
2452
             "ld1 {v24.16b}, [x0], #16\n"
2453
             "ld1 {v9.16b}, [x0], #16\n"
2454
             "ld1 {v17.16b}, [x0], #16\n"
2455
             "ld1 {v25.16b}, [x0], #16\n"
2456
             "ld1 {v10.16b}, [x0], #16\n"
2457
             "ld1 {v18.16b}, [x0], #16\n"
2458
             "ld1 {v26.16b}, [x0], #16\n"
2459
             "ld1 {v11.16b}, [x0], #16\n"
             "ld1 {v19.16b}, [x0], #16\n"
2461
             "ld1 {v27.16b}, [x0], #16\n"
2462
             "ld1 {v12.16b}, [x0], #16\n"
2463
             "ld1 {v20.16b}, [x0], #16\n"
2464
             "ld1 {v28.16b}, [x0], #16\n"
2465
             "ld1 {v13.16b}, [x0], #16\n"
2466
             "ld1 {v21.16b}, [x0], #16\n"
```

```
2467
             "ld1 {v29.16b}, [x0], #16\n"
2468
             "ld1 {v14.16b}, [x0], #16\n"
2469
            "ld1 {v22.16b}, [x0], #16\n"
2470
             "ld1 {v30.16b}, [x0], #16\n"
2471
             "ld1 {v15.16b}, [x0], #16\n"
2472
             "ld1 {v23.16b}, [x0], #16\n"
2473
             "ld1 {v31.16b}, [x0], #16\n"
2474
            // The start of the loop assumes first Rhs cell is already loaded, so
2475
2476
            // do it here for first iteration.
2477
            "ld1 {v0.4s}, [%[rhs_ptr]], #16\n"
2478
2479
             // And the same for the first Lhs cell.
2480
             "ld1 {v2.4s}, [%[lhs_ptr]], #16\n"
2482
2483
             "loop_%=:\n" // Loop head
2484
2485
            // Start the MACs at the head of the loop - 1st cell from each side already loaded.
2486
             "fmla v8.4s, v2.4s, v0.s[0]\n"
2487
             "fmla v9.4s, v2.4s, v0.s[1]\n"
2488
             "ld1 {v1.4s}, [%[rhs_ptr]], #16\n" // Load second Rhs cell.
2489
             "fmla v10.4s, v2.4s, v0.s[2]\n"
2490
             "fmla v11.4s, v2.4s, v0.s[3]\n"
2491
             "ld1 {v3.4s}, [%[lhs_ptr]], #16\n" // Load second Lhs cell.
2492
             "fmla v12.4s, v2.4s, v1.s[0]\n"
2493
             "fmla v13.4s, v2.4s, v1.s[1]\n"
2494
             "ld1 {v4.4s}, [%[lhs_ptr]], #16\n" // Load third Lhs cell.
2495
            "fmla v14.4s, v2.4s, v1.s[2]\n"
2496
             "fmla v15.4s, v2.4s, v1.s[3]\n"
2497
             "ld1 {v2.4s}, [%[lhs_ptr]], #16\n" // Done with first Lhs cell - load for the next iteration early.
2498
             "fmla v16.4s, v3.4s, v0.s[0]\n"
2499
             "fmla v17.4s, v3.4s, v0.s[1]\n"
2500
             "fmla v18.4s, v3.4s, v0.s[2]\n"
2501
             "fmla v19.4s, v3.4s, v0.s[3]\n"
             "fmla v20.4s, v3.4s, v1.s[0]\n"
```

```
"fmla v21.4s, v3.4s, v1.s[1]\n"
2504
             "fmla v22.4s, v3.4s, v1.s[2]\n"
2505
             "fmla v23.4s, v3.4s, v1.s[3]\n"
             "fmla v24.4s, v4.4s, v0.s[0]\n"
2507
            "fmla v25.4s, v4.4s, v0.s[1]\n"
2508
             "fmla v26.4s, v4.4s, v0.s[2]\n"
2509
             "fmla v27.4s, v4.4s, v0.s[3]\n"
             "ld1 {v0.4s}, [%[rhs_ptr]], #16\n" // Done with the first Rhs cell - load for the next iteration early.
2510
2511
             "fmla v28.4s, v4.4s, v1.s[0]\n"
2512
             "fmla v29.4s, v4.4s, v1.s[1]\n"
2513
            // Loop. Decrement loop index (depth) by 1, since we just handled
2514
            // 1 level of depth. Do this a bit before the end of the loop for
2515
             // better dispatch on A57.
2516
             "subs %w[depth], %w[depth], #1\n"
2517
             "fmla v30.4s, v4.4s, v1.s[2]\n"
2518
             "fmla v31.4s, v4.4s, v1.s[3]\n"
2519
             "bne loop_%=\n"
2520
2521
2522
            // Store accumulators
2523
             "mov x0, %[accum_ptr]\n"
2524
            "st1 {v8.16b}, [x0], #16\n"
             "st1 {v16.16b}, [x0], #16\n"
2526
             "st1 {v24.16b}, [x0], #16\n"
             "st1 {v9.16b}, [x0], #16\n"
2528
             "st1 {v17.16b}, [x0], #16\n"
2529
             "st1 {v25.16b}, [x0], #16\n"
2530
             "st1 {v10.16b}, [x0], #16\n"
2531
            "st1 {v18.16b}, [x0], #16\n"
2532
             "st1 {v26.16b}, [x0], #16\n"
2533
             "st1 {v11.16b}, [x0], #16\n"
2534
             "st1 {v19.16b}, [x0], #16\n"
             "st1 {v27.16b}, [x0], #16\n"
2536
             "st1 {v12.16b}, [x0], #16\n"
2537
             "st1 {v20.16b}, [x0], #16\n"
2538
             "st1 {v28.16b}, [x0], #16\n"
```

```
"st1 {v13.16b}, [x0], #16\n"
2540
            "st1 {v21.16b}, [x0], #16\n"
2541
            "st1 {v29.16b}, [x0], #16\n"
2542
            "st1 {v14.16b}, [x0], #16\n"
2543
            "st1 {v22.16b}, [x0], #16\n"
2544
             "st1 {v30.16b}, [x0], #16\n"
2545
            "st1 {v15.16b}, [x0], #16\n"
            "st1 {v23.16b}, [x0], #16\n"
2546
            "st1 {v31.16b}, [x0], #16\n"
2547
2548
             : // outputs
2549
             [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
2550
             [depth] "+r"(depth)
2551
             : // inputs
             [accum_ptr] "r"(accum_ptr)
2553
             : // clobbers
2554
             "cc", "memory", "x0", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
             "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
2555
             "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
2556
            "v27", "v28", "v29", "v30", "v31");
2557
        }
2558
2559
      };
2560
      // Faster kernel contributed by ARM. Tuned for A53.
2562
      struct NEON_64bit_GEMM_Float32_WithScalar_A53 {
        typedef float OperandType;
2564
        typedef float AccumulatorType;
2565
        typedef KernelFormat<KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 3>,
                              KernelSideFormat<CellFormat<4, 1, CellOrder::DepthMajor>, 2> >
2566
2567
             Format:
2568
        static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
2569
          asm volatile(
2570
            // Load accumulators
            "mov x0, %[accum_ptr]\n"
2571
2572
             "ld1 {v8.16b}, [x0], #16\n"
2573
             "ld1 {v16.16b}, [x0], #16\n"
2574
             "ld1 {v24.16b}, [x0], #16\n"
```

```
2575
            "ld1 {v9.16b}, [x0], #16\n"
2576
            "ld1 {v17.16b}, [x0], #16\n"
            "ld1 {v25.16b}, [x0], #16\n"
2578
            "ld1 {v10.16b}, [x0], #16\n"
2579
            "ld1 {v18.16b}, [x0], #16\n"
            "ld1 {v26.16b}, [x0], #16\n"
2581
            "ld1 {v11.16b}, [x0], #16\n"
2582
            "ld1 {v19.16b}, [x0], #16\n"
            "ld1 {v27.16b}, [x0], #16\n"
2584
            "ld1 {v12.16b}, [x0], #16\n"
2585
            "ld1 {v20.16b}, [x0], #16\n"
2586
            "ld1 {v28.16b}, [x0], #16\n"
2587
            "ld1 {v13.16b}, [x0], #16\n"
2588
            "ld1 {v21.16b}, [x0], #16\n"
2589
            "ld1 {v29.16b}, [x0], #16\n"
2590
            "ld1 {v14.16b}, [x0], #16\n"
2591
            "ld1 {v22.16b}, [x0], #16\n"
2592
            "ld1 {v30.16b}, [x0], #16\n"
2593
            "ld1 {v15.16b}, [x0], #16\n"
2594
            "ld1 {v23.16b}, [x0], #16\n"
2595
            "ld1 {v31.16b}, [x0], #16\n"
2596
            // For A53, a very different-looking loop is needed.
2598
            //
2599
            // The main reason for this is that on A53 128-bit loads take two
            // cycles during which no dual issue can occur. Doing two separate
            // 64-bit loads avoids this issue - they each take one cycle and are
            // able to dual issue. Since vector register loads don't dual issue
            // with FMLA, we load half the register as normal and the other half
2604
            // into an integer register. This second half can then be moved into
            // place later with an INS instruction - which will dual issue with a
            // later FP load.
            //
            // For this kernel there are approximately 3 times as many multiplies
            // as loads, so it makes sense to structure the loop into blocks of 4
            // cycles, with 1 dedicated "load cycle" and 3 "multiply cycles" per
```

```
2611
            // block. Strictly preserving this structure with NOPs where no load
            // is needed seems to result in higher performance.
            //
2614
            // Choice of x18 to store the upper halves on their way into the
2615
            // vector registers is arbitrary. Added to the clobber list so that
2616
            // the compiler will make it available.
            //
            //
2618
            // At the start of the loop, it is assumed that v0 is "half loaded" -
            // bottom half in place in d0 and the upper half in x18 ready to
2621
            // insert. So set that up here for the first iteration:
            "ldr d0, [%[rhs ptr]]\n"
                                               // Bottom half of first Rhs cell
            "ldr x18, [%[rhs_ptr], #8]\n"
                                               // Upper half
2624
            "add %[rhs_ptr], %[rhs_ptr], #16\n" // Separate increment (needed as there is no operation to load at req
                                                             // + 8 but then increment reg by 16).
2626
            // v2 should be fully loaded - as it's outside the loop proper it's fine to use a 128-bit load here.
            "ld1 {v2.4s}, [%[lhs_ptr]], #16\n" // first Lhs cell
            "loop_%=:\n" // Loop head
            // First block of four cycles. Multplies all require v2 and v0; v2 is
2634
            // loaded earlier and v0 is half loaded and completed in the load
            // cycle at the start.
            "ldr d1, [%[rhs ptr]]\n"
                                                            // "load" cycle - loading bottom half of v1 (second Rhs cell).
            "ins v0.d[1], x18\n"
                                                            // "load" cycle - moving the upper half of v0 into place.
            "fmla v8.4s, v2.4s, v0.s[0]\n"
                                                            // "fmla" cycle 1 - first multiply.
            "ldr x18, [%[rhs_ptr], #8]\n"
                                                            // "fmla" cycle 1 - load upper half of v1 into x18.
            "fmla v9.4s, v2.4s, v0.s[1]\n"
                                                            // "fmla" cycle 2 - second multiply
            "add %[rhs_ptr], %[rhs_ptr], #16\n" // "fmla" cycle 2 - increment Rhs pointer (if needed)
            "fmla v10.4s, v2.4s, v0.s[2]\n"
                                                            // "fmla" cycle 3 - third multiply. No more work to dual issue.
2644
            // Second block. Start loading v3 (second Lhs cell), finish loading v1.
            "ldr d3, [%[lhs_ptr]]\n"
            "ins v1.d[1], x18\n"
                                                                 // v1 ready here.
```

```
2647
            "fmla v11.4s, v2.4s, v0.s[3]\n"
2648
            "ldr x18, [%[lhs_ptr], #8]\n"
                                                                 // First use of v1.
            "fmla v12.4s, v2.4s, v1.s[0]\n"
            "add %[lhs_ptr], %[lhs_ptr], #16\n"
2651
            "fmla v13.4s, v2.4s, v1.s[1]\n"
            // Third block. Start loading v4 (third Lhs cell), finish loading v3.
            "ldr d4, [%[lhs_ptr]]\n"
2654
            "ins v3.d[1], x18\n"
                                                                 // v3 ready here.
            "fmla v14.4s, v2.4s, v1.s[2]\n"
            "ldr x18, [%[lhs_ptr], #8]\n"
2658
            "fmla v15.4s, v2.4s, v1.s[3]\n"
            "add %[lhs_ptr], %[lhs_ptr], #16\n"
            "fmla v16.4s, v3.4s, v0.s[0]\n"
                                                                 // First use of v3.
            // Fourth block. v2 (first Lhs cell) is now finished with, so start loading value for next iteration. Finish loading v4
            "ldr d2, [%[lhs_ptr]]\n"
            "ins v4.d[1], x18\n"
                                                                 // v4 ready here.
2664
            "fmla v17.4s, v3.4s, v0.s[1]\n"
            "ldr x18, [%[lhs_ptr], #8]\n"
            "fmla v18.4s, v3.4s, v0.s[2]\n"
2668
            "add %[lhs_ptr], %[lhs_ptr], #16\n"
            "fmla v19.4s, v3.4s, v0.s[3]\n"
2670
            // Fifth block, finish loading v2. No new load to start as the other registers are all still live.
2672
            "ins v2.d[1], x18\n"
2673
            "fmla v20.4s, v3.4s, v1.s[0]\n"
            "fmla v21.4s, v3.4s, v1.s[1]\n"
2674
            "fmla v22.4s, v3.4s, v1.s[2]\n"
2676
2677
            // Sixth block, nothing to load. 2 nops needed as a single nop would dual issue with the FMLA and break the timing.
2678
            "nop\n"
            "nop\n"
2679
            "fmla v23.4s, v3.4s, v1.s[3]\n"
            "fmla v24.4s, v4.4s, v0.s[0]\n"
                                                                 // First use of v4.
            "fmla v25.4s, v4.4s, v0.s[1]\n"
```

```
2684
             // Seventh block, nothing to load. Decrement the loop counter in this block as the last block is very full.
             "nop\n"
             "nop\n"
             "fmla v26.4s, v4.4s, v0.s[2]\n"
2688
             "subs %w[depth], %w[depth], #1\n"
            "fmla v27.4s, v4.4s, v0.s[3]\n"
            "fmla v28.4s, v4.4s, v1.s[0]\n"
2691
            // Eighth block - start loading v0 for next iteration.
             "ldr d0, [%[rhs_ptr]]\n"
2694
             "fmla v29.4s, v4.4s, v1.s[1]\n"
             "ldr x18, [%[rhs_ptr], #8]\n"
2696
            "fmla v30.4s, v4.4s, v1.s[2]\n"
             "add %[rhs_ptr], %[rhs_ptr], #16\n"
2698
            "fmla v31.4s, v4.4s, v1.s[3]\n"
            // Loop branch. This will dual issue in fmla cycle 3 of the 8th block.
2700
2701
             "bne loop_%=\n"
2702
2703
            // Store accumulators
2704
             "mov x0, %[accum_ptr]\n"
2705
             "st1 {v8.16b}, [x0], #16\n"
2706
             "st1 {v16.16b}, [x0], #16\n"
             "st1 {v24.16b}, [x0], #16\n"
            "st1 {v9.16b}, [x0], #16\n"
2708
2709
             "st1 {v17.16b}, [x0], #16\n"
2710
             "st1 {v25.16b}, [x0], #16\n"
2711
            "st1 {v10.16b}, [x0], #16\n"
2712
            "st1 {v18.16b}, [x0], #16\n"
2713
             "st1 {v26.16b}, [x0], #16\n"
2714
             "st1 {v11.16b}, [x0], #16\n"
2715
            "st1 {v19.16b}, [x0], #16\n"
2716
             "st1 {v27.16b}, [x0], #16\n"
2717
             "st1 {v12.16b}, [x0], #16\n"
2718
             "st1 {v20.16b}, [x0], #16\n"
```

```
2719
            "st1 {v28.16b}, [x0], #16\n"
2720
            "st1 {v13.16b}, [x0], #16\n"
2721
            "st1 {v21.16b}, [x0], #16\n"
2722
            "st1 {v29.16b}, [x0], #16\n"
2723
            "st1 {v14.16b}, [x0], #16\n"
2724
            "st1 {v22.16b}, [x0], #16\n"
2725
            "st1 {v30.16b}, [x0], #16\n"
            "st1 {v15.16b}, [x0], #16\n"
2726
            "st1 {v23.16b}, [x0], #16\n"
2727
2728
            "st1 {v31.16b}, [x0], #16\n"
2729
            : // outputs
2730
            [lhs_ptr] "+r"(lhs_ptr), [rhs_ptr] "+r"(rhs_ptr),
2731
            [depth] "+r"(depth)
2732
            : // inputs
2733
            [accum_ptr] "r"(accum_ptr)
2734
            : // clobbers
2735
            "cc", "memory", "x0", "x18", "v0", "v1", "v2", "v3", "v4", "v5", "v6",
            "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16",
2736
2737
            "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26",
            "v27", "v28", "v29", "v30", "v31");
2738
2739
        }
2740
      };
2741
      #endif // __aarch64__
2742
2743
2744
      // BEGIN code copied from gemmlowp/internal/kernel_reference.h
2745
      // This kernel is templatized in an arbitrary Format template parameter,
2746
2747
      // allowing it to have any arbitrary format.
2748
      template <typename tOperandType, typename tAccumulatorType, typename tFormat>
2749
      struct ReferenceKernel {
2750
        typedef tOperandType OperandType;
        typedef tAccumulatorType AccumulatorType;
2751
2752
        typedef tFormat Format;
2753
        static void Run(const OperandType* lhs_ptr, const OperandType* rhs_ptr, AccumulatorType* accum_ptr, int depth) {
2754
```

```
2755
           const int depth_cells = static_cast<int>(depth / Format::kDepth);
2756
2757
           // The outer loop is over the depth dimension.
2758
           for (int dc = 0; dc < depth_cells; dc++) {</pre>
2759
             // The next two loops are over cells of the Lhs (stacked vertically),
             // and over cells of the Rhs (stacked horizontally).
2760
2761
             for (int rc = 0; rc < Format::Lhs::kCells; rc++) {</pre>
2762
               const OperandType* lhs_cell_ptr = lhs_ptr +
                                                   (dc * Format::Lhs::kCells + rc) *
2763
2764
                                                       Format::Lhs::Cell::kWidth *
                                                        Format::kDepth;
2765
2766
               for (int cc = 0; cc < Format::Rhs::kCells; cc++) {</pre>
2767
                 const OperandType* rhs_cell_ptr = rhs_ptr +
2768
                                                     (dc * Format::Rhs::kCells + cc) *
2769
                                                          Format::Rhs::Cell::kWidth *
2770
                                                         Format::kDepth;
2771
                 // Now we are inside one cell of the Lhs and inside one cell
2772
2773
                 // of the Rhs, so the remaining inner loops are just
2774
                 // traditional three loops of matrix multiplication.
2775
                 for (int di = 0; di < Format::kDepth; di++) {</pre>
                   for (int ri = 0; ri < Format::Lhs::Cell::kWidth; ri++) {</pre>
2776
                     for (int ci = 0; ci < Format::Rhs::Cell::kWidth; ci++) {</pre>
2777
                       const OperandType* lhs_coeff_ptr =
2778
                           lhs_cell_ptr +
2779
2780
                           OffsetIntoCell<typename Format::Lhs::Cell>(ri, di);
2781
                       const OperandType* rhs_coeff_ptr =
                           rhs_cell_ptr +
2782
2783
                           OffsetIntoCell<typename Format::Rhs::Cell>(ci, di);
2784
                       AccumulatorType* accumulator_coeff_ptr =
2785
                           accum ptr + (ri + rc * Format::Lhs::Cell::kWidth) +
2786
                           (ci + cc * Format::Rhs::Cell::kWidth) * Format::kRows;
2787
                        *accumulator_coeff_ptr +=
2788
                           AccumulatorType(*lhs_coeff_ptr) * AccumulatorType(*rhs_coeff_ptr);
2789
                     }
2790
```

```
2791
2792
2793
            }
2794
          }
2795
        }
2796
      };
2797
      // END code copied from gemmlowp/internal/kernel_reference.h
2798
2799
      template <typename DataType>
      class CacheLineAlignedBuffer
      public:
2804
         CacheLineAlignedBuffer(std::size_t size)
          : size_(size) {
          data_ = nullptr;
          posix_memalign(reinterpret_cast<void**>(&data_), kCacheLineSize, size_ * sizeof(DataType));
        }
2809
         ~CacheLineAlignedBuffer() {
          free(data_);
        }
2814
         const DataType *data() const { return data_; }
2815
         DataType *data() { return data_; }
2816
2817
         const std::size_t size() const { return size_; }
2818
2819
      private:
2820
        const std::size_t size_;
2821
         DataType *data_;
      };
2824
      template <typename DataType>
      void FillRandom(CacheLineAlignedBuffer<DataType>* buffer) {
2826
         static std::mt19937 generator(0);
```

```
// 100 is smaller than any nonzero bound of the range of any data type.
2828
         const DataType kMaxVal = DataType(100);
         const DataType kMinVal = std::is_signed<DataType>::value ? -kMaxVal : DataType(0);
2829
         std::uniform_real_distribution<float> dist(kMinVal, kMaxVal);
2831
         for (std::size_t i = 0; i < buffer->size(); i++) {
           buffer->data()[i] = DataType(dist(generator));
        }
2834
      }
       template <typename DataType>
2838
      void FillZero(CacheLineAlignedBuffer<DataType>* buffer) {
         for (std::size_t i = 0; i < buffer->size(); i++) {
          buffer->data()[i] = DataType(0);
        }
2842
      }
       template <typename DataType>
2844
       void Copy(CacheLineAlignedBuffer<DataType>* dst, const CacheLineAlignedBuffer<DataType>& src) {
         assert(dst->size() == src.size());
2847
         memcpy(dst->data(), src.data(), src.size() * sizeof(DataType));
2848
      }
       template <typename DataType>
       void PrintMatrix(int rows, int cols, int rowstride, int colstride, const DataType* data) {
         for (int r = 0; r < rows; r++) {
           for (int c = 0; c < cols; c++) {</pre>
             std::cerr << double(data[r * rowstride + c * colstride]) << " ";</pre>
2854
          }
           std::cerr << std::endl;</pre>
2858
         std::cerr << std::endl;</pre>
2859
      }
       template <typename DataType>
       bool approx_equals(DataType a, DataType b) {
```

```
return a == b;
2864
      template <>
      bool approx_equals(float a, float b) {
        if (!a && !b) {
          return true;
        }
2871
        return std::abs(a - b) < 1e-3f * std::min(std::abs(a), std::abs(b));
2872
      }
2874
      template <typename Kernel>
      void test_kernel(int depth, const char* kernel_name)
2876
      {
        typedef typename Kernel::OperandType OperandType;
2878
        typedef typename Kernel::AccumulatorType AccumulatorType;
2879
        typedef typename Kernel::Format Format;
        static const int kLhsWidth = Format::Lhs::kWidth;
        static const int kRhsWidth = Format::Rhs::kWidth;
        typedef ReferenceKernel<OperandType, AccumulatorType, Format>
2884
          ReferenceKernel;
        CacheLineAlignedBuffer<OperandType> lhs(kLhsWidth * depth);
        CacheLineAlignedBuffer<OperandType> rhs(kRhsWidth * depth);
2888
        CacheLineAlignedBuffer<AccumulatorType> accum_initial(kLhsWidth * kRhsWidth);
        CacheLineAlignedBuffer<AccumulatorType> accum(kLhsWidth * kRhsWidth);
        CacheLineAlignedBuffer<AccumulatorType> accum_reference(kLhsWidth * kRhsWidth);
        FillRandom(&lhs);
        FillRandom(&rhs);
2894
        FillRandom(&accum_initial);
        Copy(&accum, accum_initial);
        Copy(&accum_reference, accum_initial);
2898
```

```
ReferenceKernel::Run(lhs.data(), rhs.data(), accum_reference.data(), depth);
2900
         Kernel::Run(lhs.data(), rhs.data(), accum.data(), depth);
2901
         for (int 1 = 0; 1 < kLhsWidth; 1++) {
2903
           for (int r = 0; r < kRhsWidth; r++) {
2904
             const int index = 1 + kLhsWidth * r;
2905
             if (!approx_equals(accum.data()[index], accum_reference.data()[index])) {
               std::cerr << "Arithmetic error in kernel:" << std::endl << " " <<
2906
                   kernel_name << std::endl <<</pre>
2908
                   "Wrong accumulator for depth=" << depth << ", " <<
                   "at 1 = " << 1 << ", r = " << r << std::endl;
               std::cerr << "reference value: " << accum_reference.data()[index] << std::endl;</pre>
2910
2911
               std::cerr << "actual value:</pre>
                                              " << accum.data()[index] << std::endl;
               if (depth <= 16) {
2913
                 std::cerr << "LHS matrix:" << std::endl;</pre>
2914
                 PrintMatrix(kLhsWidth, depth, 1, kLhsWidth, lhs.data());
2915
                 std::cerr << "RHS matrix:" << std::endl;</pre>
2916
                 PrintMatrix(depth, kRhsWidth, kRhsWidth, 1, rhs.data());
                 std::cerr << "Initial Accumulator matrix:" << std::endl;</pre>
2917
2918
                 PrintMatrix(kLhsWidth, kRhsWidth, 1, kLhsWidth, accum_initial.data());
2919
                 std::cerr << "Reference Accumulator matrix:" << std::endl;</pre>
                 PrintMatrix(kLhsWidth, kRhsWidth, 1, kLhsWidth, accum_reference.data());
                 std::cerr << "Actual Accumulator matrix:" << std::endl;</pre>
2921
2922
                 PrintMatrix(kLhsWidth, kRhsWidth, 1, kLhsWidth, accum.data());
               }
2924
               abort();
             }
2926
           }
2927
2928
2929
2930
       template <typename Kernel>
       int ops(int depth) {
         // 2x the number of multiply-accumulate scalar ops.
2933
         return 2 *
2934
             Kernel::Format::Lhs::kWidth *
```

```
Kernel::Format::Rhs::kWidth *
2936
            depth;
     }
2938
      template <unsigned Modulus, typename Integer>
2939
      Integer RoundDown(Integer i) {
2940
2941
        return i - (i % Modulus);
2942
      }
2943
2944
      int CacheSizeInKB() {
2945
        static const char* cache_size_k_env = getenv("CACHE_SIZE_KB");
2946
        static const int cache_size_k =
2947
            cache_size_k_env ? atoi(cache_size_k_env) : kDefaultCacheSizeK;
2948
        return cache_size_k;
2949
      }
2950
2951
      template <typename Kernel>
      int BenchmarkDepthToFitInCache() {
2952
2953
        const int cache_size_bytes = 1024 * CacheSizeInKB();
2954
2955
        // Subtract the typical size of a few cache lines, so
2956
        // we don't need to worry too hard about e.g. some stack data.
        const int conservative_cache_size_bytes =
2958
            cache_size_bytes - 2 * kCacheLineSize;
2959
2960
        // We will subtract the memory occupied by accumulators.
2961
        typedef typename Kernel::AccumulatorType AccumulatorType;
        const int kAccumulatorBytes =
2963
            sizeof(AccumulatorType) * Kernel::Format::Lhs::kWidth * Kernel::Format::Rhs::kWidth;
2964
2965
        // Compute the depth.
2966
        typedef typename Kernel::OperandType OperandType;
        const int kBytesPerUnitOfDepth =
2968
            sizeof(OperandType) * (Kernel::Format::Lhs::kWidth + Kernel::Format::Rhs::kWidth);
2969
        const int unrounded_depth =
2970
             (conservative_cache_size_bytes - kAccumulatorBytes) / kBytesPerUnitOfDepth;
```

```
2971
2972
        // Cap depth, to avoid unfairly favoring narrower kernels
2973
        const int kMaxDepth = 1024;
2974
        const int clamped_unrounded_depth = std::min(kMaxDepth, unrounded_depth);
2975
        // Round depth down to a multiple of cache line size, which helps because
2976
2977
        // our kernels may crash if depth is not a multiple of the number of
2978
        // depth level that they want to
2979
        // handle at each loop iteration, and we don't want to require kernels
2980
        // to be more complex. Currently all kernels process 1, 2 or 8 levels of
2981
        // depth at a time. The main reason why that might increase in the future
2982
        // is if registers get wider, but I don't suppose that register could
        // ever get wider than cache lines.
2984
        return RoundDown<kCacheLineSize>(clamped_unrounded_depth);
      }
2986
      double current_time_in_seconds() {
2987
        timespec t;
        clock_gettime(CLOCK_THREAD_CPUTIME_ID, &t);
2990
        return t.tv sec + 1e-9 * t.tv nsec;
2991 }
2992
      template <typename Kernel>
2994
      double benchmark() {
2995
        // Minimum duration for this benchmark to run. If the workload finishes
2996
        // sooner, we retry with double the number of iterations.
2997
        static const double min_benchmark_time_in_seconds = 0.5;
2998
2999
        const int depth = BenchmarkDepthToFitInCache<Kernel>();
        typedef typename Kernel::OperandType OperandType;
        typedef typename Kernel::AccumulatorType AccumulatorType;
3004
        CacheLineAlignedBuffer<OperandType> lhs(Kernel::Format::Lhs::kWidth * depth);
        CacheLineAlignedBuffer<OperandType> rhs(Kernel::Format::Rhs::kWidth * depth);
        CacheLineAlignedBuffer<AccumulatorType> accum(Kernel::Format::Lhs::kWidth * Kernel::Format::Rhs::kWidth);
```

```
3008
        std::uint64_t iters_at_a_time = 1;
3009
        for (std::uint64_t iters_at_a_time = 1; ; iters_at_a_time *= 2) {
3011
           const double t_start = current_time_in_seconds();
          for (std::uint64_t i = 0; i < iters_at_a_time; i++) {</pre>
             Kernel::Run(lhs.data(), rhs.data(), accum.data(), depth);
3014
          }
3015
           const double t_end = current_time_in_seconds();
          const double elapsed = t_end - t_start;
3016
          if (elapsed > min_benchmark_time_in_seconds) {
3018
             return iters_at_a_time * ops<Kernel>(depth) / elapsed;
          }
        }
3021
      int get_num_cpus() {
3024
        static const int n = sysconf(_SC_NPROCESSORS_CONF);
        return n;
3026
      }
3028
      #ifdef PRINT_CPUFREQ
      void maybe_print_one_word_file(const std::string& filename) {
3029
        std::ifstream file(filename);
        if (file.fail()) {
          // fail silently, the Android /sys filesystem might
          // not be universal...
3034
          return;
        }
        std::string word;
        file >> word;
        std::cout << filename << ": " << word << std::endl;</pre>
3038
3039
      }
3041
      void print_current_cpufreq(int cpu) {
        std::stringstream dir_stream;
```

```
dir_stream << "/sys/devices/system/cpu/cpu" << cpu << "/cpufreq/";</pre>
3044
         std::string dir;
         dir_stream >> dir;
         maybe_print_one_word_file(dir + "cpuinfo_cur_freq");
         maybe_print_one_word_file(dir + "scaling_cur_freq");
3048
      #endif
3049
3051
       template <typename Kernel>
      void benchmark_and_print_results(const char* kernel_name) {
         test_kernel<Kernel>(Kernel::Format::kDepth, kernel_name);
3054
         test_kernel<Kernel>(2 * Kernel::Format::kDepth, kernel_name);
         test_kernel<Kernel>(1024, kernel_name);
3056
         const int num_cpus = get_num_cpus();
         for (int cpu = 0; cpu < num_cpus; cpu++) {</pre>
3058
           cpu_set_t s;
3059
           CPU_ZERO(&s);
           CPU_SET(cpu, &s);
           sched_setaffinity(0, sizeof(cpu_set_t), &s);
           std::cout << kernel_name <<</pre>
3064
               "(depth=" << BenchmarkDepthToFitInCache<Kernel>() <<
               ") on CPU #" << cpu << ": " <<
               benchmark<Kernel>() * 1e-9f << " Gop/s" << std::endl;</pre>
3067
3068
      #ifdef PRINT_CPUFREQ
3069
          print_current_cpufreq(cpu);
      #endif
3071
        }
3074
      #define BENCHMARK(Kernel) \
           do { \
3076
             benchmark_and_print_results<Kernel>(#Kernel); \
          } while (false)
3078
```

```
int main() {
3079
         std::cout << "There are " << get_num_cpus() << " CPU cores." << std::endl;</pre>
        std::cout << "Targeting a cache size of " << CacheSizeInKB() << " K" << std::endl;</pre>
      #ifdef __arm__
        std::cout << "CPU architecture: ARM 32bit" << std::endl;</pre>
3084
        BENCHMARK(NEON_32bit_GEMM_Uint80perands_Uint32Accumulators);
        BENCHMARK(NEON_32bit_GEMM_Uint8Operands_Uint32Accumulators_noexpand);
        BENCHMARK(NEON_32bit_GEMM_Int32_WithScalar);
        BENCHMARK(NEON_32bit_GEMM_Float32_MLA_WithVectorDuplicatingScalar);
       #ifdef __ARM_FEATURE_FMA
        BENCHMARK(NEON_32bit_GEMM_Float32_FMA_WithVectorDuplicatingScalar);
3091
      #endif
        BENCHMARK(NEON_32bit_GEMM_Float32_MLA_WithScalar);
        BENCHMARK(NEON_32bit_GEMM_Float32_WithScalar_A53);
3094
        BENCHMARK(NEON_32bit_GEMM_Float32_WithScalar_A53_depth2);
        BENCHMARK(NEON_32bit_GEMM_Float32_MLA_Rotating);
      #ifdef __ARM_FEATURE_FMA
        BENCHMARK(NEON_32bit_GEMM_Float32_FMA_Rotating);
3098
      #endif
      #endif
3101
      #ifdef __aarch64__
        std::cout << "CPU architecture: ARM 64bit" << std::endl;</pre>
        BENCHMARK(NEON_64bit_GEMM_Int8Operands_Int32Accumulators_AccumTwoWithin16Bits);
3104
        BENCHMARK(NEON_64bit_GEMM_Uint80perands_Uint32Accumulators);
        BENCHMARK(NEON_64bit_GEMM_Uint80perands_Uint32Accumulators_noexpand_A57);
        BENCHMARK(NEON_64bit_GEMM_Int32_WithScalar);
        BENCHMARK(NEON_64bit_GEMM_Float32_WithVectorDuplicatingScalar);
3108
        BENCHMARK(NEON_64bit_GEMM_Float32_WithScalar);
        BENCHMARK(NEON_64bit_GEMM_Float32_WithScalar_A57);
        BENCHMARK(NEON_64bit_GEMM_Float32_WithScalar_A53);
      #endif
3111
      }
```

© 2017 GitHub, Inc. Terms Privacy Security Status Help

Contact GitHub API Training Shop Blog About