winMIPS64 Instruction Set

The following assembler directives are supported

where <n> denotes a number like 24, <s> denotes a string like "fred", and <n1>,<n2>... denotes numbers separated by commas. The integer registers can be referred to as r0-r31, or R0-R31, or \$0-\$31 or using standard MIPS pseudo-names, like \$zero for r0, \$t0 for r8 etc. Note that the size of an immediate is limited to 16-bits. The maximum size of an immediate register shift is 5 bits (so a shift by greater than 31 bits is illegal).

Floating point registers can be referred to as f0-f31, or F0-F31

The following *instructions* are supported. Note *reg* is an integer register, *freg* is a floating-point (FP) register, and *imm* is an immediate value.

```
lb reg,imm(reg) - load byte
lbu reg,imm(reg) - load byte unsigned
sb reg,imm(reg) - store byte
lh reg,imm(reg) - load 16-bit half-word
lhu reg,imm(reg) - load 16-bit half word unsigned
sh reg,imm(reg) - load 32-bit word
lwu reg,imm(reg) - load 32-bit word
lwu reg,imm(reg) - load 32-bit word
lwu reg,imm(reg) - load 32-bit word
ld reg,imm(reg) - store 32-bit word
ld reg,imm(reg) - load 64-bit double-word
sd reg,imm(reg) - store 64-bit double-word
l.d freg,imm(reg) - store 64-bit floating-point
s.d freg,imm(reg) - store 64-bit floating-point
sdddi reg,reg,imm - add immediate
daddui reg,reg,imm - add immediate
daddui reg,reg,imm - logical and immediate
ori reg,reg,imm - logical or immediate
stiu reg,reg,imm - set if less than immediate
slti reg,reg,imm - set if less than immediate unsigned
beq reg,reg,imm - branch if pair of registers are equal
branch if pair of registers are not equal
bez reg,imm - branch if register is equal to zero
branch if mediates is not equal to zero
j imm - jump to address
```

```
jr reg
                                                        - jump to address in register
- jump and link to address (call subroutine)
 dsllv reg, reg, reg - shift left logical by variable amount
 dsrlv reg, reg, reg - shift right logical by variable amount
dsrav reg, reg, reg

- shift right arithmetic by variable amount

movz reg, reg, reg

- move if register equals zero

movn reg, reg, reg

- move if register not equal to zero

nop

- no operation
nop
and reg,reg,reg
or reg,reg,reg
vor reg,reg,reg
slt reg,reg,reg
sltu reg,reg,reg
dadd reg,reg,reg
daddu reg,reg,reg
daub reg,reg,reg
dsubu reg,reg,reg
- no operation
- logical and
- logical or
- subtract integers
- subtract integers
- subtract integers unsigned
- subtract integers
dsubu reg, reg
dsubu reg, reg
dmul reg, reg
dmul reg, reg
dmulu reg, reg
ddiv reg, reg
ddiv reg, reg
ddivu reg, reg
ddivu reg, reg
ddivu reg, reg
ddivu reg, reg
dsubtract integers
subtract integers
unsigned

- signed integer multiplication
- signed integer division
- unsigned integer division
 add.d freg,freg,freg - add floating-point
 sub.d freg,freg - subtract floating-point
 mul.d freg, freg - multiply floating-point
 div.d freg, freg, freg - divide floating-point
mov.d freg, freg - divide floating-point
mov.d freg, freg - move floating-point
cvt.d.l freg, freg - convert 64-bit integer to a double FP format
cvt.l.d freg, freg - convert double FP to a 64-bit integer format
c.lt.d freg, freg - set FP flag if less than
c.le.d freg, freg - set FP flag if less than or equal to
c.eq.d freg, freg - set FP flag if equal to
bclf imm - branch to address if FP flag is FALSE
bclt imm - branch to address if FP flag is TRUE
mtcl reg, freg - move data from integer register to FP register
mfcl reg, freg - move data from FP register to integer register
```