

# APPENDIX VERILOG, MATLAB and PYTHON CODES

# DESIGN AND IMPLEMENTATION OF A CUSTOM PROCESSOR OPTIMIZED FOR IMAGE PROCESSING

EN3030 Circuits and Systems Design

### **GROUP MEMBERS**

150001C: G.Abarajithan

150172A: T.T.Fonseka

150689N: W.M.R.R.Wickramasinghe

 $150707\mathrm{V}$ : C.Wimalasuriya

# Contents

1	Ver	ilog Codes
	1.1	System Modules
		1.1.1 State Machine
		1.1.2 Automatic Controller
		1.1.3 Processor Module
		1.1.4 Top Level Module (System)
	1.2	Controllers: MUX, DEMUX, Decoders, Routers
		1.2.1 OPR: Operand Router
		1.2.2 PRM: Parameter Router
		1.2.3 ACI Decoder
		1.2.4 AWM Mux
		1.2.5 INC, DEC, RST Decoders
	1.3	Registers
		1.3.1 Shift Register Bank
		1.3.2 Loop Registers
		1.3.3 AR Registers
		1.3.4 AW Registers
		1.3.5 Data Registers
		1.3.6 Program Counter
	1.4	Special Modules
		1.4.1 ADR Maker
		1.4.2 Jump Decider
		1.4.3 ALU
	1.5	Data Memory
		1.5.1 DATA MEMORY
		1.5.2 DATA MEMORY 512
		1.5.3 Memory Router
		1.5.4 Data Memory Address Mux
		1.5.5 Data Memory Write Enable Mux 67
		1.5.6 Data Memory Input Data Mux
		1.5.7 Data Memory Output Data Mux
		1.5.8 Data Memory Write Enable Decoder
	1.6	Instruction Memory
		1.6.1 Instruction Memory Address Mux
		1.6.2 Instruction Memory
	1.7	Communication
		1.7.1 UART: RX
		1.7.2 UART: TX
		1.7.3 TX Controller
		1.7.4 Data Retriever
		1.7.5 Data Writer

	1.8	Other Modules
		1.8.1 Binary to BCD Converter
		1.8.2 Clock Control
		1.8.3 Clock Divider
		1.8.4 Debouncer
		1.8.5 Decoder
		1.8.6 Four Way Mux
		1.8.7 Key Splitter
		1.8.8 PLL for Clock Control
		1.8.9 25 MHz PLL
		1.8.10 Splitter
		1.8.11 Two Way Mux
	1.9	Definition Files
		1.9.1 Keyword Definitions
		1.9.2 Opcode Definitions
<b>2</b>	MA	TLAB Codes 134
	2.1	Transmission and Reception
	2.2	Error Analysis
3	Pvt	hon Codes 142
U	3.1	Compiler
	3.2	Simulator
	$\frac{3.2}{3.3}$	Module to Parse Excel Sheet
	3.4	Module to Build Verilog File
		User Interface
	().()	USEL HIJEHAUE

## REPOSITORIES

 $github.com/BlazeCode2/ABRUTECH\_processor\_automatic\\$   $github.com/BlazeCode2/ABRUTECH\_processor\_manual\\$   $github.com/BlazeCode2/ABRUTECH\_cache\\$   $github.com/Jester-2-6/ABRUTECH\_graphic\_equalizer$ 

# Chapter 1

# Verilog Codes

### 1.1 System Modules

#### 1.1.1 State Machine

```
//File name : state_machine.v
   //This module controls the control signals according to the
   //instructions fetched from IRAM.
   `include "define.v"
   `include "opcode_define.v"
   module state_machine(
         clock,
         MIDR,
9
          TOG,
10
          ACI,
11
         AWM,
12
         MEM,
13
         ALU,
14
         PRM_param,
15
         PRM,
16
         OPR,
17
         ADR,
18
         PCI,
          STATE,
20
          start,
21
          status
22
          );
23
24
   input
                clock ,start;
   input [7:0] MIDR;
^{26}
27
   output reg [4:0] ACI=5'd0;
28
   output reg [3:0] PRM_param=4'd0, ADR=4'd0;
29
   output reg [2:0] AWM=3'd0, MEM=3'd0, OPR=3'd0, ALU=3'd0;
30
   output reg [1:0] PRM=2'd0;
31
   output reg PCI=0,TOG=0;
32
   output reg status=0;
33
   output reg [7:0] STATE = 8'd0;
34
```

```
36
    always @(negedge clock)
37
    begin
38
      case(STATE)
39
        `END:
40
           begin
41
             PCI
                   <=
                          0;
42
             ACI
                   <=
                         `aci_none;
43
             AWM
                   <=
                         `awm_AC
44
                         `mem_none;
             MEM
                   <=
45
             ALU
                   <=
                         `alu_none;
46
             PRM
                   <=
                         `prm_jmp;
47
             OPR
                   <=
                          `opr_pc;
48
             ADR
                   <=
                         `adr_none;
49
             TOG
                   <=
                          0;
50
             PRM_param
                          <=
                               `jmp_jump;
51
             if(start)
                             //means negative edge of start button
52
               begin
53
                  STATE <= `FETCH;
54
                  status<=1;
55
               end
56
             else status<=0;</pre>
57
           end
58
        `FETCH:
59
           begin
60
             PCI
                   <=
                          0;
61
                         `aci_none;
             ACI
                   <=
62
             AWM
                   <=
                         `awm_AC
63
             MEM
                         `mem_none;
64
             ALU
                   <=
                         `alu_none;
65
                         `prm_none;
             PRM
                   <=
66
             OPR
                   <=
                         `opr_none;
67
             ADR
                   <=
                         `adr_none;
68
             TOG
                   <=
                          0;
69
             STATE<=
                         `FETCH_2;
70
           end
71
         `FETCH_2:
72
           begin
73
             PCI
                   <=
                          1;
74
             ACI
                   <=
                         `aci_none;
75
             AWM
                         `awm_AC ;
76
             MEM
                         `mem_midr_m_ci;
                   <=
77
             ALU
                   <=
                         `alu_none;
78
             PRM
                         `prm_none;
                   <=
79
             OPR
                   <=
                         `opr_none;
80
                         `adr_none;
             ADR
                   <=
81
             TOG
                   <=
                          0;
82
             STATE<=
                         `FETCH_3;
83
           end
         `FETCH_3:
85
           begin
86
```

```
PCI
                    <=
                           0;
87
              ACI
                    <=
                          `aci_none;
88
              AWM
                    <=
                           `awm_AC ;
89
              MEM
                    <=
                          `mem_none;
90
              ALU
                          `alu_none;
                    <=
91
              PRM
                          `prm_none;
92
              OPR
                          `opr_none;
                    <=
93
              ADR
                    <=
                           `adr_none;
94
                           0;
              TOG
                    <=
95
                            {MIDR[7:4],4'd0};
              STATE<=
96
              PRM_param <= MIDR[3:0];</pre>
97
            end
98
99
         `LODK:
100
           begin
101
              PCI
                    <=
                           1;
102
              ACI
                          `aci_none;
                    <=
103
              AWM
                           `awm_AC ;
104
              MEM
                    <=
                          `mem_midr_m_ci;
105
              ALU
                          `alu_none;
                    <=
106
              PRM
                    <=
                          `prm_none;
107
              OPR
                          `opr_none;
                    <=
108
              ADR
                          `adr_none;
109
              TOG
                           0;
110
              STATE<=
                          `LODK_2;
111
            end
112
         `LODK_2:
113
           begin
114
              PCI
                    <=
                           0;
115
                          `aci_AC;
              ACI
                    <=
116
              AWM
                    <=
                          `awm_MIDR;
117
              MEM
                    <=
                          `mem_none;
              ALU
                    <=
                          `alu_none;
119
              PRM
                    <=
                          `prm_none;
120
121
              OPR
                           `opr_none;
              ADR
                    <=
                          `adr_none;
122
              TOG
                    <=
                           0;
123
              STATE<=
                          `FETCH_2;
124
            end
125
         `LADD:
126
           begin
127
              PCI
                           1;
                    <=
128
              ACI
                    <=
                          `aci_none;
129
              AWM
                          `awm_AC
                    <=
                          `mem_midr_m_ci;
              MEM
                    <=
131
              ALU
                          `alu_none;
                    <=
132
              PRM
                    <=
                          `prm_none;
133
              OPR
                          `opr_none;
134
                    <=
              ADR
                          `adr_none;
                    <=
              TOG
                    <=
                           0;
136
                          `LADD_2;
              STATE<=
137
```

```
end
138
139
         `LADD_2:
140
           begin
141
              PCI
                    <=
                           0;
142
              ACI
                    <=
                          `aci_none;
143
              AWM
                          `awm_MIDR ;
                    <=
144
              MEM
                          `mem_none;
                    <=
145
              ALU
                          `alu_none;
                    <=
146
              PRM
                    <=
                          `prm_none;
147
              OPR
                    <=
                          `opr_none;
148
              ADR
                    <=
                          `adr_first2;
149
              TOG
                    <=
                           0;
150
              STATE<=
                          `LADD_3;
151
            end
152
153
         `LADD_3:
154
            begin
155
              PCI
                    <=
                           1;
156
              ACI
                    <=
                          `aci_none;
157
              AWM
                    <=
                          `awm_AC ;
158
              MEM
                          `mem_midr_m_ci;
                    <=
159
              ALU
                    <=
                          `alu_none;
160
              PRM
                    <=
                          `prm_none;
161
              OPR
                    <=
                           `opr_none;
162
              ADR
                          `adr_none;
                    <=
163
              TOG
                    <=
                           0;
164
              STATE<=
                          `LADD_4;
165
            end
166
167
         `LADD_4:
168
           begin
169
              PCI
                    <=
                           0;
170
              ACI
                    <=
                          `aci_none;
171
                          `awm_MIDR
172
              AWM
              MEM
                    <=
                          `mem_none;
173
              ALU
                    <=
                           `alu_none;
174
              PRM
                    <=
                          `prm_none;
175
              OPR
                    <=
                          `opr_none;
176
              ADR
                    <=
                          `adr_mid8;
177
              TOG
                    <=
                           0;
178
              STATE<=
                           `LADD_5;
179
            end
180
181
         `LADD_5:
182
           begin
183
              PCI
                    <=
                           1;
184
              ACI
                    <=
                          `aci_none;
185
              AWM
                          `awm_AC
                    <=
186
              MEM
                    <=
                          `mem_midr_m_ci;
187
              ALU
                    <=
                          `alu_none;
188
```

```
PRM
                    <=
                           `prm_none;
189
              OPR
                    <=
                           `opr_none;
190
              ADR
                     <=
                           `adr_none;
191
              TOG
                    <=
                            0;
192
              STATE<=
                           `LADD_6;
193
            end
194
195
          `LADD_6:
196
            begin
197
              PCI
                     <=
                            0;
198
              ACI
                     <=
                           `aci_none;
199
                           `awm_MIDR ;
              AWM
200
              MEM
                     <=
                           `mem_none;
201
              ALU
                    <=
                           `alu_none;
202
              PRM
                           `prm_none;
                    <=
203
              OPR
                    <=
                           `opr_none;
204
              ADR
                     <=
                           `adr_last8;
205
              TOG
                    <=
                            0;
206
              STATE<=
                           `LADD_7;
207
            end
208
209
          `LADD_7:
210
            begin
211
              PCI
                    <=
                            0;
212
                           `aci_none;
              ACI
                     <=
213
              AWM
                           `awm_AC
                    <=
214
              MEM
                     <=
                           `mem_none;
215
              ALU
                     <=
                           `alu_none;
216
              PRM
                           `prm_adr;
217
              OPR
218
                     <=
                           `opr_none;
219
              ADR
                     <=
                           `adr_none;
              TOG
                     <=
                            0;
220
              STATE<=
                           `FETCH_2;
221
            end
222
          `LOAD:
223
            begin
224
              PCI
                     <=
                            0;
225
              ACI
                    <=
                           `aci_none;
226
              AWM
                    <=
                           `awm_AC
227
              MEM
                    <=
                           `mem_none;
228
              ALU
                     <=
                           `alu_none;
229
              PRM
                           `prm_adr;
                     <=
230
231
              OPR
                    <=
                           `opr_none;
                 ADR
                             `adr_none;
232
              TOG
                    <=
                            0;
233
              STATE<=
                           `LOAD_2;
234
            end
235
236
          `LOAD_2:
237
            begin
238
              PCI
                    <=
                            0;
^{239}
```

```
ACI
                    <=
                          `aci_none;
240
              {\sf AWM}
                    <=
                          `awm_AC
241
              MEM
                    <=
                          `mem_none;
242
              ALU
                    <=
                          `alu_none;
243
              PRM
                          `prm_none;
                    <=
244
245
              OPR
                    <=
                           `opr_none;
              ADR
                          `adr_none;
                    <=
246
              TOG
                    <=
                           0;
247
              STATE<=
                          `LOAD_3;
248
            end
249
250
         `LOAD_3:
251
            begin
252
              PCI
                    <=
                           0;
253
              ACI
                    <=
                          `aci_none;
254
              AWM
                    <=
                          `awm_AC ;
255
                          `mem_mddr_m_ci;
              MEM
                    <=
256
              ALU
                    <=
                           `alu_none;
257
              PRM
                    <=
                          `prm_none;
258
              OPR
                          `opr_none;
                    <=
              ADR
                    <=
                          `adr_none;
260
              TOG
                    <=
                           0;
261
              STATE<=
                          `FETCH_2;
262
            end
263
264
         `STAC:
265
            begin
266
              PCI
                    <=
                           0;
267
              ACI
                    <=
                          `aci_MDDR;
268
              AWM
                          `awm_AC
                    <=
269
              MEM
                    <=
                          `mem_dm_write;
270
              ALU
                    <=
                          `alu_none;
271
              PRM
                    <=
                          `prm_adr;
272
              OPR
                          `opr_none;
                    <=
273
                          `adr_none;
274
              ADR
              TOG
                    <=
                            0;
275
              STATE<=
                          `FETCH_2;
276
            end
277
         `COPY:
278
            begin
279
              PCI
                    <=
                           1;
280
              ACI
                    <=
                           `aci_none;
281
              AWM
                    <=
                          `awm_AC ;
282
                          `mem_midr_m_ci;
              MEM
                    <=
283
              ALU
                    <=
                          `alu_none;
284
              PRM
                    <=
                          `prm_none;
285
              OPR
                    <=
                           `opr_none;
286
              ADR
                    <=
                          `adr_none;
287
              TOG
                    <=
288
              STATE<=
                          `COPY_2;
289
            end
290
```

```
`COPY_2:
291
            begin
292
              PCI
                    <=
                            0;
293
              ACI
                     <=
                           `aci_none;
294
              AWM
                           `awm_AC
                     <=
295
              MEM
                           `mem_none;
296
              ALU
                           `alu_none;
                     <=
297
              PRM
                     <=
                           `prm_none;
298
              OPR
                    <=
                           `opr_aci_awm;
299
              ADR
                           `adr_none;
                     <=
300
              TOG
                     <=
                            0;
301
              STATE<=
                           `FETCH_2;
302
            end
303
          `RSET:
304
            begin
305
              PCI
                     <=
                            1;
306
              ACI
                     <=
                           `aci_none;
307
              AWM
                     <=
                           `awm_AC ;
308
              MEM
                     <=
                           `mem_midr_m_ci;
309
              ALU
                           `alu_none;
                     <=
              PRM
                    <=
                           `prm_none;
311
              OPR
                     <=
                           `opr_none;
312
              ADR
                           `adr_none;
313
              TOG
                     <=
                            0;
314
              STATE<=
                           `RSET_2;
315
            end
316
          `RSET_2:
317
            begin
318
              PCI
                     <=
                            0;
319
                           `aci_none;
              ACI
                     <=
320
              AWM
                     <=
                           `awm_AC
321
              MEM
                           `mem_none;
                     <=
322
              ALU
                     <=
                           `alu_none;
323
              PRM
                     <=
                           `prm_none;
324
325
              OPR
                     <=
                           `opr_rst;
              ADR
                     <=
                           `adr_none;
326
              TOG
                     <=
                            0;
327
              STATE<=
                           `FETCH_2;
328
            end
329
          `JUMP:
330
            begin
331
              PCI
                            1;
                     <=
332
              ACI
                     <=
                           `aci_none;
333
              AWM
                     <=
                           `awm_AC
334
              MEM
                           `mem_midr_m_ci;
                     <=
335
              ALU
                     <=
                           `alu_none;
336
              PRM
                     <=
                           `prm_none;
337
              OPR
                           `opr_none;
338
                     <=
              ADR
                           `adr_none;
                     <=
339
              TOG
                     <=
                            0;
340
                           `JUMP_2;
              STATE<=
^{341}
```

```
end
342
          `JUMP_2:
343
            begin
344
              PCI
                    <=
                            0;
345
              ACI
                     <=
                           `aci_none;
346
              AWM
                           `awm_AC
347
              MEM
                           `mem_none;
                     <=
348
              ALU
                     <=
                           `alu_none;
349
              PRM
                     <=
                           `prm_jmp;
350
              OPR
                     <=
                           `opr_pc;
351
              ADR
                     <=
                           `adr_none;
352
              TOG
                     <=
                            0;
353
              STATE<=
                           `FETCH;
354
            end
355
          `INCR:
356
            begin
357
              PCI
                     <=
                            1;
358
                           `aci_none;
              ACI
                     <=
359
              AWM
                     <=
                           `awm_AC
360
              MEM
                           `mem_midr_m_ci;
                     <=
361
              ALU
                     <=
                           `alu_none;
362
              PRM
                     <=
                           `prm_none;
363
              OPR
                     <=
                           `opr_none;
364
              ADR
                     <=
                           `adr_none;
365
              TOG
                     <=
366
                            0;
                           `INCR_2;
              STATE<=
367
            end
368
369
          `INCR_2:
370
            begin
371
              PCI
                     <=
                            0;
372
                           `aci_none;
              ACI
                     <=
373
              AWM
                     <=
                           `awm_AC ;
374
              MEM
                     <=
                           `mem_none;
375
376
              ALU
                     <=
                           `alu_none;
              PRM
                     <=
                           `prm_none;
377
              OPR
                     <=
                           `opr_inc;
378
              ADR
                           `adr_none;
379
                    <=
              TOG
                     <=
                            0;
380
              STATE<=
                           `FETCH_2;
381
            end
382
383
          `DECR:
384
            begin
385
              PCI
                     <=
                            1;
386
              ACI
                     <=
                           `aci_none;
387
              AWM
                     <=
                           `awm_AC
388
              MEM
                           `mem_midr_m_ci;
389
                     <=
              ALU
                           `alu_none;
                     <=
390
              PRM
                    <=
                           `prm_none;
391
              OPR
                    <=
                           `opr_none;
392
```

```
ADR
                     <=
                            `adr_none;
393
               TOG
                     <=
394
                             0;
               STATE<=
                            `DECR_2;
395
            end
396
397
             `DECR_2:
398
               begin
399
                 PCI
                       <=
                               0;
400
                 ACI
                        <=
                              `aci_none;
401
                 {\sf AWM}
                        <=
                              `awm_AC
402
                 MEM
                        <=
                              `mem_none;
403
                 ALU
                        <=
                              `alu_none;
404
                 PRM
                        <=
                              `prm_none;
405
                 OPR
                        <=
                              `opr_dec;
406
                 ADR
                              `adr_none;
                       <=
407
                 TOG
                       <=
                               0;
408
                 STATE<=
                              `FETCH_2;
409
               end
410
411
            `ADD:
412
               begin
413
                 PCI
                       <=
                               0;
414
                 ACI
                        <=
                              `aci_none;
415
                 AWM
                        <=
                              `awm_AC
416
                 MEM
                              `mem_none;
417
                        <=
                 ALU
                              `alu_add;
                        <=
418
                 PRM
                        <=
                              `prm_add_sub;
419
                 OPR
                        <=
                              `opr_none;
420
                 ADR
                              `adr_none;
421
                 TOG
                        <=
                               0;
422
423
                 STATE<=
                              `FETCH_2;
               end
424
425
             `SUBT:
426
427
               begin
                 PCI
                        <=
                               0;
428
                 ACI
                        <=
                              `aci_none;
429
                 {\sf AWM}
                        <=
                              `awm_AC ;
430
                 MEM
                        <=
                              `mem_none;
431
                 ALU
                        <=
432
                              `alu_sub;
                 PRM
                              `prm_add_sub;
433
                 OPR
                              `opr_none;
                        <=
434
                 ADR
                       <=
                              `adr_none;
435
                 TOG
                       <=
                               0;
436
                              `FETCH_2;
                 STATE<=
437
               \quad \text{end} \quad
438
439
             `DIV:
440
               begin
441
                 PCI
                       <=
                               1;
442
                 ACI
                       <=
                              `aci_none;
443
```

```
AWM
                       <=
                             `awm_AC
444
                 MEM
                       <=
                             `mem_midr_m_ci;
445
                 ALU
                       <=
                             `alu_none;
446
                 PRM
                       <=
                             `prm_none;
447
                 OPR
                             `opr_none;
                       <=
448
                 ADR
                       <=
                             `adr_none;
449
                 TOG
                       <=
                              0;
450
                 STATE<=
                             `DIV_2;
451
              end
452
            `DIV_2:
453
              begin
454
                 PCI
                       <=
                              0;
455
                             `aci_none;
                 ACI
                       <=
456
                 AWM
                       <=
                             `awm_MIDR
457
                 MEM
                             `mem_none;
                       <=
458
                 ALU
                       <=
                             `alu_div;
459
                 PRM
                       <=
                             `prm_none;
460
                 OPR
                       <=
                              `opr_none;
461
                 ADR
                       <=
                             `adr_none;
462
                 TOG
                       <=
                              0;
463
                 STATE<=
                             `FETCH_2;
464
              end
465
            `MUL:
466
              begin
467
                 PCI
                              1;
468
                       <=
                 ACI
                       <=
                             `aci_none;
469
                 {\sf AWM}
                       <=
                             `awm_AC ;
470
                 MEM
                       <=
                             `mem_midr_m_ci;
471
                 ALU
                             `alu_none;
472
                 PRM
                       <=
                             `prm_none;
473
                 OPR
                       <=
                             `opr_none;
474
                 ADR
                       <=
                             `adr_none;
475
                 TOG
                      <=
                              0;
476
                 STATE<=
                             `MUL_2;
477
478
              end
            `MUL_2:
479
              begin
480
                 PCI
                       <=
                              0;
481
                 ACI
                       <=
                             `aci_none;
482
                 AWM
                       <=
                             `awm_MIDR
483
                 MEM
                       <=
                             `mem_none;
484
                 ALU
                             `alu_mul;
                       <=
485
                 PRM
                       <=
                             `prm_none;
486
                 OPR
                       <=
                             `opr_none;
487
                 ADR
                       <=
                             `adr_none;
488
                 TOG
                       <=
                              0;
489
                 STATE<=
                             `FETCH_2;
490
              end
491
            `TOGL:
492
              begin
493
                 PCI
                      <=
                              0;
494
```

```
ACI <=
                             `aci_none;
495
                 AWM
                      <=
                             `awm_AC ;
496
                 MEM
                      <=
                             `mem_none;
497
                 ALU
                             `alu_none;
                      <=
498
                 PRM
                      <=
                             `prm_none;
499
500
                 OPR
                      <=
                             `opr_none;
                             `adr_none;
                 ADR
                      <=
501
                 TOG <=
                              1;
502
                 STATE<=
                             `FETCH_2;
503
              end
504
            `NOOP:
505
              begin
506
                 PCI
                      <=
                             0;
507
                 ACI
                      <=
                             `aci_none;
508
                 AWM
                      <=
                             `awm_AC ;
509
                 MEM
                      <=
                             `mem_none;
510
                 ALU
                      <=
                             `alu_none;
511
                 PRM
                      <=
                             `prm_none;
512
513
                 OPR
                      <=
                             `opr_none;
                 ADR
                      <=
                             `adr_none;
514
                 TOG
                      <=
                              0;
515
                 STATE<=
                             `FETCH_2;
516
517
           default: STATE <= `END;</pre>
518
       endcase
519
    \quad \text{end} \quad
520
521
    endmodule
522
```

#### 1.1.2 Automatic Controller

```
//File name : Automatic_controller.v
   //This module is responsible for switching between modes of operations
    \rightarrow automatically.
   module Automatic_controller(
4
          clk,
5
6
          mode,
          ram_mode,
          p_start,
          tx_start,
9
          receive_status,
10
          processor_status,
11
          tx_status,
12
          reset,
          idle_mode
14
   );
15
16
   input clk,receive_status,processor_status,tx_status,reset,idle_mode;
17
18
   output reg [1:0] mode = 2'b01;
   output reg ram_mode
20
   output reg tx_start
                          = 1'b0:
21
   output reg p_start
22
23
   parameter LOAD_INS = 3'b000;
24
   parameter LOAD_DAT = 3'b001;
   parameter PROCESS = 3'b010;
   parameter TRANSMIT = 3'b011;
27
   parameter IDLE_INS = 3'b100;
28
   parameter IDLE_DAT = 3'b101;
29
30
   reg [2:0] STATE = 3'b000;
31
32
   reg a = 1'b0;
33
   reg b = 1'b0;
34
   reg c = 1'b0;
35
   reg d = 1'b0;
   reg e = 1'b0;
37
   reg f = 1'b0;
38
   reg g = 1'b0;
39
   reg h = 1'b0;
40
   reg i = 1'b0;
41
   reg j = 1'b0;
42
43
   always @(negedge clk)
44
     case(STATE)
45
        IDLE_DAT:
46
          begin
47
            i
                      <= reset;
48
            j
                      <= i;
49
```

```
<= idle_mode;
50
               g
               h
                          <= g;
51
               ram_mode <= 1'b0;</pre>
52
               if(~g & h)
53
                 begin
54
                    STATE <= LOAD_DAT;
55
                    mode
                               <= 2'b01;
56
                 end
57
               else if(~i & j)
58
                 begin
59
                    STATE
                               <= IDLE_INS;
60
                    p_start
                               <= 1'b0;
61
                    mode
                               <= 2'b00;
62
                 end
63
            \quad \text{end} \quad
64
          IDLE_INS:
65
            begin
66
                          <= idle_mode;
               g
67
               h
                          <= g;
68
               i
                          <= reset;
69
                          <= i;
               j
70
               ram_mode <= 1'b1;</pre>
71
               if(~g & h)
72
                 begin
73
                    STATE <= LOAD_DAT;
74
                    mode
                               <= 2'b01;
75
                 \quad \text{end} \quad
76
               else if(~i & j)
77
                 begin
78
                               <= IDLE_DAT;
                    STATE
79
                    p_start
                               <= 1'b0;
80
                               <= 2'b00;
                    mode
                 end
82
            end
83
          LOAD_INS:
84
            begin
85
                          <= receive_status;
               a
86
               b
87
                          <= a;
               С
                          <= 1'b0;
               d
                          <= 1'b0;
89
                          <= 1'b0;
               е
90
               f
                          <= 1'b0;
91
                          <= 2'b01;
               mode
92
               ram_mode <= 1'b1;</pre>
93
               tx_start <= 1'b0;</pre>
94
               p_start <= 1'b0;</pre>
95
               if(a & ~b)
96
                 STATE <= LOAD_DAT;
97
            end
98
          LOAD_DAT:
99
            begin
100
```

```
a
                          <= receive_status;
101
               b
102
                          <= a;
               С
                          <= 1'b0;
103
                          <= 1'b0;
               d
104
                          <= 1'b0;
               е
105
               f
                          <= 1'b0;
106
                          <= idle_mode;
               g
107
               h
                          <= g;
108
               ram_mode <= 1'b0;</pre>
109
               tx_start <= 1'b0;</pre>
110
               if(~reset)
111
                 STATE <= LOAD_INS;
112
               else if(a & ~b)
113
                 begin
114
                    STATE
                               <= PROCESS;
115
                    p_start <= 1'b1;</pre>
116
                    mode
                               <= 2'b10;
117
                 end
118
               else if(~g & h)
119
                 begin
120
                    STATE
                               <= IDLE_DAT;
121
                    p_start <= 1'b0;</pre>
122
                    mode
                               <= 2'b00;
123
                 end
124
               else
125
                 begin
126
                    p_start <= 1'b0;</pre>
127
                    mode
                               <= 2'b01;
128
                 end
129
            end
130
          PROCESS:
131
            begin
132
               c <= processor_status;</pre>
133
               d <= c;
134
135
               е
                          <= 1'b0;
               f
                          <= 1'b0;
136
               ram_mode <= 1'b0;</pre>
137
               tx_start <= 1'b0;</pre>
138
               p_start <= 1'b0;</pre>
139
               if (~c & d)
140
                 begin
141
                    STATE <= TRANSMIT;
142
                    tx_start <= 1'b1;</pre>
143
                    mode
                               <= 2'b11;
144
                 end
145
               else
146
                 begin
147
                    tx_start <= 1'b0;</pre>
148
                               <= 2'b10;
                    mode
149
                 end
150
            end
151
```

```
TRANSMIT:
152
            begin
153
              e <= tx_status;
              f <= e;
155
                         <= 1'b0;
              С
156
              d
                         <= 1'b0;
157
              ram_mode <= 1'b0;</pre>
158
              tx_start <= 1'b0;</pre>
159
              p_start <= 1'b0;</pre>
160
              if (e & ~f)
161
                 begin
162
                   STATE <= 2'b01;
163
                   mode
                              <= 2'b01;
164
                 end
165
              else mode
                               <= 2'b11;
166
            end
167
          default:
168
            begin
169
                         <= 1'b0;
170
              a
              b
                         <= 1'b0;
              С
                         <= 1'b0;
172
              d
                         <= 1'b0;
173
              е
                         <= 1'b0;
174
              f
                         <= 1'b0;
175
                         <= 1'b0;
176
              g
                         <= 1'b0;
              h
177
              i
                         <= 1'b0;
178
                         <= 1'b0;
              j
179
              mode
                         <= 2'b01;
180
              ram_mode <= 1'b1;</pre>
181
              tx_start <= 1'b0;</pre>
182
              p_start <= 1'b0;</pre>
183
              STATE
                         <= LOAD_INS;
184
            end
185
186
       endcase
    endmodule
187
```

#### 1.1.3 Processor Module

```
//File name : Processor.v
   //This module is the heart of the project, the processor.
   //Contains many general/special purpose registers and state machine.
4
   module processor(
5
                 clock,
6
7
                D_address,
                D_din,
                D_dout,
9
                D_wen,
10
                p_enable,
11
                 I_dout,
12
                 I_address,
13
                STATE,
14
15
                 status,
                 ADR_to_Tx);
16
17
                   clock,p_enable;
   input
18
   input [7:0]
                  D_dout;
19
   input [7:0]
                   I_dout;
20
21
22
   output [17:0] D_address;
23
   output [17:0] ADR_to_Tx;
24
   output [7:0] D_din;
25
   output
                  D_wen;
^{26}
   output [7:0]
                  I_address;
27
   output [7:0]
                  STATE;
28
   output
                   status;
29
30
31
   //wiring
32
33
   wire [7:0] AC_to_AWM;
34
   wire [7:0] KO_to_AWM;
35
   wire [7:0] K1_to_AWM;
36
   wire [7:0] GO_to_AWM;
37
   wire [7:0] G1_to_AWM;
   wire [7:0] G2_to_AWM;
39
   wire [7:0] MDDR_out;
40
   wire [7:0] MIDR_out;
41
   wire [7:0] A_BUS;
42
   wire [7:0] OPR_to_INC;
44
   wire [7:0] OPR_to_DEC;
45
   wire [7:0] OPR_to_ACI;
46
   wire [7:0] OPR_to_AWM;
47
   wire [7:0] OPR_to_din_PC;
48
   wire [7:0] OPR_to_RST;
50
```

```
wire
                SM_to_ADR_TOG;
51
    wire [4:0] SM_to_ACI;
52
    wire [2:0] SM_to_AWM;
    wire [2:0] SM_to_MEM;
54
    wire [2:0] SM_to_ALU;
55
    wire [3:0] SM_to_PRM_param;
56
    wire [1:0] SM_to_PRM_sel;
57
    wire [2:0] SM_to_OPR;
58
    wire [3:0] SM_to_ADR;
                SM_to_PC;
    wire
60
61
    wire ACI_to_MDDR;
62
    wire ACI_to_MDDR_Cin2;
63
    wire ACI_to_KO_Cin;
64
    wire ACI_to_K1_Cin;
65
    wire ACI_to_G_SHF;
66
    wire ACI_to_AC;
67
68
    wire [3:0] PRM_to_ADR;
69
    wire [3:0] PRM_to_JMP;
70
    wire [2:0] PRM_to_AWM;
71
72
    wire INC_to_ART;
73
    wire INC_to_ARG;
74
    wire INC_to_AWT;
75
    wire INC_to_AWG;
76
    wire INC_to_AC;
77
    wire INC_to_KO;
78
    wire INC_to_K1;
79
80
81
    wire DEC_to_ART;
82
    wire DEC_to_ARG;
83
    wire DEC_to_AWT;
84
    wire DEC_to_AWG;
85
    wire DEC_to_AC;
86
    wire DEC_to_KO;
87
    wire DEC_to_K1;
    wire AC_Z;
89
90
91
    wire [8:0]
                 ART_to_ADR;
92
    wire [8:0]
                 ARG_to_ADR;
93
    wire [8:0]
                 AWT_to_ADR;
    wire [8:0]
                 AWG_to_ADR;
95
    wire
                 INC_to_ADR;
96
    wire
                 DEC_to_ADR;
97
    wire [17:0] ADR_to_DMEM;
98
                 ADR_to_JMP_TOG;
    wire
                 ADR_to_AWG_cin;
    wire
                 ADR_to_AWT_cin;
   wire
101
```

```
wire
                  ADR_to_ARG_cin;
102
                  ADR_to_ART_cin;
    wire
103
                  ADR_to_ARG_ref_cin;
    wire
104
    wire
                  ADR_to_ART_ref_cin;
105
    wire [8:0]
                  ADR_to_ART_data;
106
    wire [8:0]
                  ADR_to_ARG_data;
107
    wire [8:0]
                  ADR_to_AWT_data;
108
    wire [8:0]
                  ADR_to_AWG_data;
109
110
    wire ARG_to_JMP_Z;
111
    wire ART_to_JMP_Z;
112
    wire KO_to_JMP_Z;
113
    wire K1_to_JMP_Z;
114
115
                 JMP_to_PC_Cin;
    wire
116
    wire [7:0] PC_IMEM;
117
118
    wire RST_to_AC;
119
    wire RST_to_ADR;
120
    wire RST_to_ART;
121
    wire RST_to_ARG;
122
    wire RST_to_AWT;
123
    wire RST_to_AWG;
124
    wire RST_to_K0;
125
    wire RST_to_K1;
126
127
    wire [7:0] IMEM_to_MIDR;
128
    wire [7:0] DMEM_to_MDDR;
129
130
131
    assign DMEM_to_MDDR=D_dout;
132
    assign IMEM_to_MIDR=I_dout;
133
    assign I_address=PC_IMEM;
134
    assign D_address=ADR_to_DMEM;
135
    assign D_wen=SM_to_MEM[2];
136
    assign D_din=MDDR_out;
137
138
    //STATE MACHINE
139
140
    state_machine SM(
141
           .clock(clock),
142
           .MIDR(MIDR_out),
143
           .TOG(SM_to_ADR_TOG),
144
           .ACI(SM_to_ACI),
145
           .AWM(SM_to_AWM),
146
           .MEM(SM_to_MEM),
147
           .ALU(SM_to_ALU),
148
           .PRM_param(SM_to_PRM_param),
149
           .PRM(SM_to_PRM_sel),
           .OPR(SM_to_OPR),
151
           .ADR(SM_to_ADR),
152
```

```
.PCI(SM_to_PC),
153
           .STATE(STATE),
154
           .start(p_enable),
           .status(status));
156
157
158
    //PRM ROUTER
159
    PRM prm_router(
161
           .PARAM(SM_to_PRM_param),
162
           .select(SM_to_PRM_sel),
163
           .to_ADR(PRM_to_ADR),
164
           .to_JMP(PRM_to_JMP),
165
           .to_AWM(PRM_to_AWM));
166
167
    //ACI DECODER
168
169
    ACI_decoder ACI(
170
           .A_sel(SM_to_ACI | OPR_to_ACI[4:0]),
171
           .MDDR(ACI_to_MDDR_Cin2),
           .KO(ACI_to_KO_Cin),
173
           .K1(ACI_to_K1_Cin),
174
           .G(ACI_to_G_SHF),
175
           .AC(ACI_to_AC));
176
177
    //AWM MULTIPLEXER
178
179
    AWM_mux AWM_mux(
180
           .data0x(AC_to_AWM[7:0]),
                                           //AC
181
           .data1x(MDDR_out),
                                           //MDDR
182
           .data2x(KO_to_AWM),
                                        //K0
183
           .data3x(K1_to_AWM),
                                        //K1
           .data4x(GO_to_AWM),
                                        //GO
185
                                        //G1
           .data5x(G1_to_AWM),
186
           .data6x(G2_to_AWM),
                                        //G2
187
           .data7x(MIDR_out),
                                         //MIDR
188
           .sel(OPR_to_AWM[2:0] | SM_to_AWM | PRM_to_AWM),
189
           .result(A_BUS));
                                         //A_Bus
190
191
    //INC DECODER
192
193
    INC_DEC_RST INC(
                               //instantiate increment
194
           .I_sel(OPR_to_INC),
195
           .ADR(INC_to_ADR),
           .ART(INC_to_ART),
197
           .ARG(INC_to_ARG),
198
           .AWT(INC_to_AWT),
199
           .AWG(INC_to_AWG),
200
           .AC(INC_to_AC),
201
           .KO(INC_to_KO),
202
           .K1(INC_to_K1));
203
```

```
204
205
    //ALU
206
207
    ALU ALU(
208
           .select(SM_to_ALU),
209
           .A_bus(A_BUS),
210
           .Z_out(AC_Z),
                                      I/Z
           .AC(AC_to_AWM),
                                      //AC
212
           .cin_AC(ACI_to_AC),
213
           .inc_AC(INC_to_AC),
                                      //inc_AC
214
           .dec_AC(DEC_to_AC),
                                     //dec_AC
215
           .clk(clock),
216
           .rst(RST_to_AC));
217
    //ADDRESS MAKER
219
220
    ADR_maker ADR(
221
            .AWREF(ADR_to_Tx),
222
           .in_Clock(clock),
           .A(A_BUS),
224
           .ART(ART_to_ADR),
225
           .ARG(ARG_to_ADR),
226
           .AWT(AWT_to_ADR),
227
           .AWG(AWG_to_ADR),
228
           .inc(INC_to_ADR),
229
           .dec(DEC_to_ADR),
230
           .TOG_inc(SM_to_ADR_TOG),
231
           .TOG(ADR_to_JMP_TOG),
232
           .SEL(PRM_to_ADR | SM_to_ADR),
233
           .reset(RST_to_ADR),
234
           .d_out(ADR_to_DMEM),
           .d_to_ART(ADR_to_ART_data),
236
           .d_to_ARG(ADR_to_ARG_data),
237
           .d_to_AWT(ADR_to_AWT_data),
238
           .d_to_AWG(ADR_to_AWG_data),
239
           .cin_ART(ADR_to_ART_cin),
240
           .cin_ARG(ADR_to_ARG_cin),
241
           .cin_AWT(ADR_to_AWT_cin),
242
           .cin_AWG(ADR_to_AWG_cin),
243
           .cin_ART_ref(ADR_to_ART_ref_cin),
244
           .cin_ARG_ref(ADR_to_ARG_ref_cin));
245
246
    //JUMP MULTIPLEXER
248
    JMP_mux JMP(
249
           .JMP_sel(PRM_to_JMP),
250
251
           .AC_Z(AC_Z),
           .ZT(ADR_to_JMP_TOG),
           .ZRG(ARG_to_JMP_Z),
253
           .ZRT(ART_to_JMP_Z),
254
```

```
.ZKO(KO_to_JMP_Z),
255
           .ZK1(K1_{to}JMP_Z),
256
           .J(JMP_to_PC_Cin));
257
258
    //OPR
259
260
    OPR OPR(
261
           .MIDR(MIDR_out),
                                      //output of MIDR goes in here
           .select(SM_to_OPR),
                                        //control signals of OPR
263
           .ACI(OPR_to_ACI),
                                        //output MIDR value to ACI input
264
           .AWM(OPR_to_AWM),
                                        //output MIDR value to AWM input
265
           .INC(OPR_to_INC),
                                        //output MIDR value to INC input
266
                                        //output MIDR value to DEC input
           .DEC(OPR_to_DEC),
267
           .din_PC(OPR_to_din_PC),
                                           //output MIDR value to din_PC input
268
                                        //output MIDR value to RST input
           .RST(OPR_to_RST));
269
270
    //RESET DECODER
271
272
    INC_DEC_RST RST(
273
           .I_sel(OPR_to_RST),
           .ADR(RST_to_ADR),
275
           .ART(RST_to_ART),
276
           .ARG(RST_to_ARG),
277
           .AWT(RST_to_AWT),
278
           .AWG(RST_to_AWG),
279
           .AC(RST_to_AC),
280
           .KO(RST_to_KO),
281
           .K1(RST_to_K1));
282
283
    //DECREMENT DECODER
284
285
    INC_DEC_RST DEC(
           .I_sel(OPR_to_DEC),
287
           .ADR(DEC_to_ADR),
288
           .ART(DEC_to_ART),
289
           .ARG(DEC_to_ARG),
290
           .AWT (DEC_to_AWT),
291
292
           .AWG(DEC_to_AWG),
           .AC(DEC_to_AC),
293
           .KO(DEC_to_KO),
294
           .K1(DEC_to_K1));
295
296
297
    //registers
299
300
    //PC
301
302
    reg_PC PC(
303
           .clk(clock),
304
           .cin(JMP_to_PC_Cin),
305
```

```
.inc(SM_to_PC),
306
           .d_in(OPR_to_din_PC),
307
           .d_out(PC_IMEM));
308
309
    //MIDR
310
311
    reg_DATA MIDR(
312
           .clk(clock),
           .d_in1(8'd0),
314
           .d_in2(IMEM_to_MIDR),
315
           .c_in1(0),
316
           .c_in2(SM_to_MEM[0]),
317
           .d_out(MIDR_out));
318
319
    //MDDR
320
321
    reg_DATA MDDR(
322
           .clk(clock),
323
           .d_in1(DMEM_to_MDDR),
324
           .d_in2(A_BUS),
           .c_in1(SM_to_MEM[1]),
326
           .c_in2(ACI_to_MDDR_Cin2),
327
           .d_out(MDDR_out));
328
329
    //ART
330
331
    reg_ARG_ART ART(
332
           .clk(clock),
333
           .inc(INC_to_ART),
334
           .dec(DEC_to_ART),
335
           .reset(RST_to_ART),
336
           .Z_OUT(ART_to_JMP_Z),
                                           //ZRT
           .d_out(ART_to_ADR),
338
           .cin(ADR_to_ART_cin),
339
           .cin_ref(ADR_to_ART_ref_cin),
340
           .d_from_ADR(ADR_to_ART_data));
341
342
    //ARG
343
344
    reg_ARG_ART ARG(
345
           .clk(clock),
346
           .inc(INC_to_ARG),
347
           .dec(DEC_to_ARG),
348
           .reset(RST_to_ARG),
           .Z_OUT(ARG_to_JMP_Z),
                                         //ZRG
350
           .d_out(ARG_to_ADR),
351
           .cin(ADR_to_ARG_cin),
352
           .cin_ref(ADR_to_ARG_ref_cin),
353
           .d_from_ADR(ADR_to_ARG_data));
355
    //AWT
356
```

```
357
    reg_AWG_AWT AWT(
358
            .clk(clock),
                                            //inc_AWT
            .inc(INC_to_AWT),
360
            .dec(DEC_to_AWT),
                                             //dec_AWT
361
            .reset(RST_to_AWT),
362
            .d_out(AWT_to_ADR),
                                             //AWT out
363
            .d_from_ADR(ADR_to_AWT_data),
364
            .cin(ADR_to_AWT_cin));
365
366
    //AWG
367
368
    reg_AWG_AWT AWG(
369
            .clk(clock),
370
            .inc(INC_to_AWG),
                                              //inc_AWG
371
            .dec(DEC_to_AWG),
                                           //dec_AWG
372
            .reset(RST_to_AWG),
373
                                             //AWG out
            .d_out(AWG_to_ADR),
374
            .d_from_ADR(ADR_to_AWG_data),
375
            .cin(ADR_to_AWG_cin));
377
    //KO
378
379
    reg_K KO(
380
              .din(A_BUS),
381
            .dout(KO_to_AWM),
382
            .clk(clock),
383
            .write(ACI_to_KO_Cin),
384
            .rst(RST_to_KO),
385
            .inc(INC_to_KO),
386
            .dec(DEC_to_KO),
387
            .k_Z(KO_{to_JMP_Z}));
389
    //K1
390
391
    reg_K K1(
392
              .din(A_BUS),
393
            .dout(K1_to_AWM),
394
            .clk(clock),
395
            .write(ACI_to_K1_Cin),
396
            .rst(RST_to_K1),
397
            .inc(INC_to_K1),
398
            .dec(DEC_to_K1),
399
            .k_Z(K1_{to_JMP_Z}));
401
    //G
402
403
404
    reg_G G(
              .din(A_BUS),
405
            .GO_out(GO_to_AWM),
            .G1_out(G1_to_AWM),
407
```

```
.G2_out(G2_to_AWM),
.clk(clock),
.shift(ACI_to_G_SHF));
.clk(aCI_to_G_SHF));
.clk(aCI_to
```

#### 1.1.4 Top Level Module (System)

```
1 //File name : top_level_module.v
   //This module is used to gather all of the sub modules into one project
    \rightarrow module.
   module
       top_level_module(hex7,hex6,hex5,hex4,hex3,hex2,hex1,hex0,user_addr_control,
       write_done,
                  in_Clock, rx_serial,
                  manual_clk,clk_mode, tx_serial, retrieve_done, tx_active,
6
                  processor_status,iram_output,
7
                  test_wire,
                  reset_processor,idle_button
9
10
   input idle_button;
11
   input reset_processor;
                                    //Reset Processor to load intructions again
12
   input in_Clock;
                                    //50Mhz clock(original clock)
   input rx_serial;
                                    //receiving serial line
14
                                              manual clock button
   input manual_clk;
                                    //key0
15
   input clk_mode;
                                    //key1
                                               clock mode selection button to select
    → 10MHz/1Hz/manual/25MHz
   input [17:0]user_addr_control; //address bus to 18 switches
18
   output write_done;
                                    //LEDRO to indicate Memory storage from Rx is
19
    \rightarrow done
   output tx_serial;
                                    //transmission serial line
20
   output retrieve_done;
                                  //LEDR2 to indicate transmission from Tx is done
21
                                //LEDR1 to indicate Tx status(lit means
   output tx_active;
    \hookrightarrow transmitting)
   output processor_status;
                                   //LEDG7 indicates processor status(busy or not)
23
   output [6:0]hex7;
                                //seven segment display(SSD) indicates current mode
24

→ of operation

   output [6:0]hex6;
                                 //seven segment display(SSD) indicates Selected
    \rightarrow ram D_ram/I_ram
   output [6:0]hex5;
                                 //2 (SSDs) indicates Current state of state
    \rightarrow machine
   output [6:0]hex4;
27
                                 //seven segment display(SSD) indicates current
   output [6:0]hex3;
    → clock speed when processing 10MHz/1Hz/manual/25MHz
   output [6:0]hex2;
                                 //3 SSDs indicates the current dram memory output
   output [6:0]hex1;
   output [6:0]hex0;
31
   output [7:0]iram_output;
                                    //also wired to RLED17-RLED10
32
   output [6:0] test_wire;
                                  //GLED3-GLED0 => 4LSB of AWT | GLED6-GLED4 =>
33
    \hookrightarrow 3LSB of AWG
34
35
36
   //processor related wires
37
38
                processor_en;
                                  //processor starts when this is low
   wire
```

```
wire [7:0]
                SM_STATE;
                                   //Current state of the state machine (goes to 2
    → SSDs)
   wire [17:0] ADR_p_Tx;
                                   //bus sending the address, the transmitter use

→ as reference

42
   //Tx related wires
43
44
               tx_tick_wire;
   wire
   wire
               retrieve_enable;
                                     //to activate the Tx through data retreiver
   wire[17:0] retriver_EXSM_addr;
47
               retrieve_image;
                                     //wire giving signal to start transmitting
    → image to pc
49
   //Rx related wires
50
51
   wire
                rx_tick_wire ;
52
                uart_to_writer_data; //wire connecting Rx byte and writer data_in
   wire [7:0]
53
                writer_to_ram_data; //wire connecting D_ram_din and writer data_in
   wire [7:0]
54
   wire [17:0] writer_to_ram_addr; //wire carrying the address to be written , to
55
    \hookrightarrow D_ram
56
   //Debounced button outputs
57
58
                manual_clk_debounced;
   wire
59
                clk_mode_debounced;
   wire
60
                reset_processor_debounced;
   wire
61
   wire
                idle_button_debounced;
62
63
   //Dram related wires
64
65
                ram_write_enable; //wire connecting EXSM and write enable of
66
    \hookrightarrow D_ram
   wire [17:0] dram_address_bus; //wire connecting EXSM and address bus of D_ram
67
                                    //wire connecting EXSM and din of D_ram
   wire [7:0]
                dram_EXSM_din;
68
   wire [7:0]
                dram_dout;
                                    //wire connected to dout of D_ram
69
70
   //Iram related wires
71
   wire [7:0]
                iram_p_dout;
                                    //I_ram dout connects only to processor
73
   wire [7:0]
                iram_EXSM_din;
                                    //wire connecting EXSM and din of D_ram
74
   wire [7:0]
                iram_address_bus; //wire connecting EXSM and address bus of I_ram
75
                iram_write_enable; //wire connecting EXSM and write enable of
   wire
76
    \hookrightarrow I\_ram
   //Memory router related wires
78
79
                writer_EXSM_wen;
                                    //For writer to access wen of Dram/Iram
   wire
80
                                    //For processor to access wen of Dram
                p_EXSM_wen;
81
                                    //For processor to access din of Dram
   wire [7:0]
                p_EXSM_din;
   wire [17:0] p_EXSM_address;
                                    //For processor to access address of Dram
  wire [7:0] p_EXSM_ins_address; //For processor to access address of Iram
```

```
wire [17:0] mem_size;
                                      //wire sending the size of memory locations to
     → be written by writer 255 or 262143
87
    //clock related wires
88
89
                                      //this wire goes to everything
    wire
               clk;
90
    reg [1:0] CLOCK_MODE=2'd0;
                                      //state of this decide the clock given when
    → processing 10MHz/1Hz/manual/25MHz
92
    //mode of operations and ram selection
93
94
    wire [1:0] STATE;
                                      //state of this decide the mode of operation
95
    \hookrightarrow IDLE/Rx/Process/Tx
    wire
                DATA_INS;
                                      //state of this decide the Ram to be used when

→ writing Dram/Iram

    wire[6:0] hex;
                                      //erase (not used(a dummy wire))
97
98
99
100
101
    //SSD to display current mode of operation/Ram using/clock mode
102
103
    decoder mode_out(
104
           .din(\{2'd0, STATE\}),
105
           .dout(hex7));
106
107
    decoder d_or_i_disp(
108
           .din({3'd0,DATA_INS}),
109
           .dout(hex6));
110
111
    decoder clk_mode_disp(
112
           .din({2'd0,CLOCK_MODE}),
113
           .dout(hex3));
114
115
    //processor instantiation
116
117
118
    processor Processor(
119
           .clock(clk),
120
           .D_address(p_EXSM_address),
121
           .D_din(p_EXSM_din),
122
           .D_dout(dram_dout),
123
           .D_wen(p_EXSM_wen),
124
           .p_enable(processor_en),
125
           .I_dout(iram_p_dout),
126
           .I_address(p_EXSM_ins_address),
127
           .status(processor_status),//processor busy or not
128
           .STATE(SM_STATE),
                                     //current state of state machine
129
           .ADR_to_Tx(ADR_p_Tx));
                                      //reference address to Tx
130
131
```

```
132
    //Module connecting Rx and Memory
133
    Data_writer writer(
135
           .Rx_tick(rx_tick_wire),
136
           .Din(uart_to_writer_data),
137
           .Dout(writer_to_ram_data),
138
           .Addr(writer_to_ram_addr),
           .fin(write_done),
140
           .clk(clk),
141
           .Wen(writer_EXSM_wen),
142
           .memory_size(mem_size));
143
144
    //Uart receiver
145
146
    uart_rx reciever(
147
           .clk(clk),
148
           .i_Rx_Serial(rx_serial),
149
           .o_Rx_DV(rx_tick_wire),
150
           .o_Rx_Byte(uart_to_writer_data));
152
    //Module to convert 8 bit number to 3 digit decimal number
153
154
    bi2bcd bcd(
155
           .din(dram_dout),
156
           .dout2(hex2),
157
           .dout1(hex1),
158
           .dout0(hex0));
159
160
    bi2bcd SM_st(
161
           .din(SM_STATE),
162
           .dout2(hex),
163
           .dout1(hex5),
164
           .dout0(hex4));
165
166
167
    //18bit address Dram
                              ** here it's instantiated to respond to neg edge on clk
168
       **
169
    dram_512 data_ram(
170
           .data(dram_EXSM_din),
171
           .address(dram_address_bus),
172
           .q(dram_dout),
173
           .clock(~clk),
                                       //made ram negative edge sensitive
           .wren(ram_write_enable));
175
176
    //8bit address Iram
                             ** here it's instantiated to respond to neg edge on clk
177
       **
    iram IRAM(
179
           .address(iram_address_bus),
180
```

```
.clock(~clk),
                                    //made ram negative edge sensitive
181
           .data(iram_EXSM_din),
182
           .wren(iram_write_enable),
           .q(iram_p_dout));
184
185
    //Module connecting Memory and uart Tx
186
187
    Data_retriever retriever(
           .start(retrieve_image), //start transmition
189
           .Tx_tick_from_tx(tx_tick_wire),
190
           .addr(retriver_EXSM_addr),
191
           .fin(retrieve_done),
                                    //to indicate transmission done
192
           .wen_Tx(retrieve_enable),
193
           .clk(clk),
194
           .end_add(ADR_p_Tx));
                                    //reference address to transmit
195
196
    //Uart Tx
197
198
    uart_tx transmitter(
199
           .i_Clock(clk),
200
           .i_Tx_DV(retrieve_enable),
201
           .i_Tx_Byte(dram_dout),
202
           .o_Tx_Serial(tx_serial),
203
           .o_Tx_Done(tx_tick_wire),
204
           .o_Tx_Active(tx_active));
205
206
207
    //Memory router to map memory ports to required users in different modes of
208
       operations
209
    memory_router EXSM(
210
           .wen(ram_write_enable),.address(dram_address_bus),.din(dram_EXSM_din),
           → //Dram related ports
           .i_wen(iram_write_enable),.i_add(iram_address_bus),.i_din(iram_EXSM_din),
212
           → //Iram related ports
           .p_wen(p_EXSM_wen),.p_address(p_EXSM_address),.p_din(p_EXSM_din),.p_ins_address(p_EXSM_
213
           → //processor related ports
           .memory_size_select(mem_size),.rx_wen(writer_EXSM_wen),.rx_address(writer_to_ram_addr
214
           \rightarrow //Rx related ports
           .tx_address(retriver_EXSM_addr),
215
           → //Tx related ports
           .user_address(user_addr_control),
216
           → //user access related ports
           .mode(STATE),.d_or_i(DATA_INS) );
217
           → //mode of operation/ram select related ports
218
    //Automatic_controller
219
220
    Automatic_controller Auto(
221
           .clk(clk),
222
           .mode(STATE),
223
```

```
.ram_mode(DATA_INS),
224
           .p_start(processor_en),
225
           .tx_start(retrieve_image),
226
           .receive_status(write_done),
227
           .processor_status(processor_status),
228
           .tx_status(retrieve_done),
229
           .reset(reset_processor_debounced),
230
           .idle_mode(idle_button_debounced));
232
233
    //clock mux
234
235
    clock_control clk_cntrl(
236
           .in_clock(in_Clock),
                                     //50MHz clock in
237
           .sel(CLOCK_MODE),
238
           .mode(STATE),
239
           .manual(manual_clk_debounced), //debounced manual clock wire in
240
           .out_clock(clk)
                                     //10MHz, 1Hz, Manual, 25MHz
241
           );
242
244
    //Debouncing the push buttons (uses 50MHz clock)
245
246
    debouncer
                  idler(
247
           .button_in(idle_button),
248
           .button_out(idle_button_debounced),
249
           .clk(in_Clock));
250
251
    debouncer
                 rst(
252
           .button_in(reset_processor),
253
           .button_out(reset_processor_debounced),
254
           .clk(in_Clock));
256
                  clock_mode_button(
    debouncer
257
           .button_in(clk_mode),
258
           .button_out(clk_mode_debounced),
259
           .clk(in_Clock));
260
261
    debouncer
                 manual_clock(
262
           .button_in(manual_clk),
263
           .button_out(manual_clk_debounced),
264
           .clk(in_Clock));
265
266
267
268
269
    assign iram_output=iram_p_dout;
270
    assign test_wire[6:4]=ADR_p_Tx[11:9];
271
    assign test_wire[3:0]=ADR_p_Tx[3:0];
273
```

274

```
275

276  //update clock mode per button pressed in correct mode(any(but affects only in 
→ processor mode))

277

278  always @(negedge clk_mode_debounced)

279  begin

280  CLOCK_MODE<=CLOCK_MODE+1;

281  end

282

283  endmodule
```

### 1.2 Controllers: MUX, DEMUX, Decoders, Routers

#### 1.2.1 OPR: Operand Router

```
//File name : OPR.v
   //This module operands to required modules.
    `include "define.v"
   module OPR(MIDR, select, ACI, AWM, INC, DEC, din_PC, RST);
   input
                 [7:0] MIDR;
8
   input
                 [2:0] select;
   output reg [7:0] ACI=8'd0;
10
   output reg [7:0] AWM=8'd0;
   output reg [7:0] INC=8'd0;
12
   output reg [7:0] DEC=8'd0;
13
   output reg [7:0] din_PC=8'd0;
14
   output reg [7:0] RST=8'd0;
15
16
   always @(*)
      begin
18
        case(select)
19
           `opr_none:
20
               begin
21
                  ACI
                          <= 8'd0;
22
                 AWM
                          <= 8'd0;
23
                          <= 8'd0;
                 INC
^{24}
                 DEC
                          <= 8'd0;
25
                 din_PC <= 8'd0;
26
                 RST
                          <= 8'd0;
27
               end
           `opr_awm:
               begin
30
                  ACI
                          <= 8'd0;
31
                          <= MIDR;
                  AWM
32
                          <= 8'd0;
                  INC
33
                     <= 8'd0;
             DEC
                 din_PC <= 8'd0;</pre>
35
                 RST
                          <= 8'd0;
36
               end
37
           `opr_aci_awm:
38
               begin
39
                          <= {3 \cdot d0, MIDR[4:0]};
                  ACI
40
                          <= \{5'd0, MIDR[7:5]\};
                 AWM
41
                          <= 8'd0;
                  INC
42
                     <= 8'd0;
43
                 din_PC <= 8'd0;</pre>
44
                          <= 8'd0;
                 RST
45
               end
46
           `opr_inc:
47
               begin
48
```

```
<= 8'd0;
                  ACI
49
                  AWM
                           <= 8'd0;
50
                  INC
                           <= MIDR;
51
             DEC
                      <= 8'd0;
52
                  din_PC <= 8'd0;</pre>
53
                           <= 8'd0;
                  RST
54
                end
55
           `opr_dec:
56
                begin
57
                           <= 8'd0;
                  ACI
58
                  AWM
                           <= 8'd0;
59
                           <= 8'd0;
                  INC
60
             DEC
                      <= MIDR;
61
                  din_PC <= 8'd0;</pre>
62
                  RST
                           <= 8'd0;
63
                end
64
           `opr_pc:
65
                begin
66
                  ACI
                           <= 8'd0;
67
                  AWM
                           <= 8'd0;
68
                  INC
                           <= 8'd0;
69
             DEC
                      <= 8'd0;
70
                  din_PC <= MIDR;</pre>
71
                  RST
                           <= 8'd0;
72
                end
73
           `opr_rst:
74
                begin
75
                  ACI
                           <= 8'd0;
76
                  AWM
                           <= 8'd0;
77
                  INC
                           <= 8'd0;
78
                      <= 8'd0;
             DEC
79
                  din_PC <= 8'd0;
80
                  RST
                          <= MIDR;
81
                end
82
           default:
83
                begin
84
                  ACI
                           <= 8'd0;
85
                  AWM
                           <= 8'd0;
86
                  INC
                           <= 8'd0;
87
             DEC
                      <= 8'd0;
88
                  din_PC <= 8'd0;
89
                          <= 8'd0;
                  RST
90
91
                end
         endcase
92
      end
93
94
    endmodule
95
```

#### 1.2.2 PRM: Parameter Router

```
//File name : PRM.v
   //This module routes the parameter portion of the opcode to required modules.
3
   `include "define.v"
4
   module PRM(
6
        PARAM,
        select,
        to_ADR,
9
        to_JMP,
10
        to_AWM);
11
12
                [3:0] PARAM;
   input
13
   input
                [1:0] select;
14
   output reg [3:0] to_ADR=4'd0;
15
   output reg [3:0] to_JMP=4'd0;
16
   output reg [2:0] to_AWM=2'd0;
17
18
   always @(*)
19
     begin
20
        case(select)
21
           `prm_none:
22
               begin
23
                 to_ADR
                           <= 4'd0;
24
                 to_JMP
                           <= 4'd0;
25
                 to_AWM
                           <= 3'd0;
               end
27
        `prm_adr:
28
               begin
29
                 to_ADR
                           <= PARAM;
30
                           <= 4'd0;
                 to_JMP
31
                 to\_AWM
                           <= 3'd0;
32
               end
33
        `prm_jmp:
34
               begin
35
                 to_ADR
                           <= 4'd0;
36
                 to_JMP
                           <= PARAM;
37
                 to_AWM
                           <= 3'd0;
38
               end
39
        `prm_add_sub:
40
               begin
41
                           <= 4'd0;
                 to_ADR
42
                 to_JMP
                           <= 4'd0;
43
                           <= PARAM[2:0];
                 to_AWM
44
               end
45
          default:
46
               begin
47
                 to_ADR
                           <= 4'd0;
48
                 to_JMP
                           <= 4'd0;
49
                 to_AWM
                           <= 3'd0;
50
```

 $_{51}$  end

 $_{52}$  endcase

53 end

54

55 endmodule

## 1.2.3 ACI Decoder

```
1 //File name : ACI_decoder.v
   //This module controls the Cin of MDDR, KO, K1, G, AC registers.
   //A bus to registers write => control instructions
   module ACI_decoder(A_sel,MDDR,K0,K1,G,AC);
   input [4:0] A_sel;
   output MDDR, KO, K1, G, AC;
9
10
               = A_sel[0];
   assign AC
11
   assign MDDR = A_sel[1];
12
   assign KO
              = A_sel[2];
13
   assign K1
               = A_sel[3];
14
   assign G = A_sel[4];
15
16
17
   endmodule
18
```

#### 1.2.4 AWM Mux

```
//File name : AWM_mux.v
  //This module multiplexes the output of registers
   //AC,MDDR,KO,K1,GO,G1,G2,MIDR onto the A bus.
4
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_MUX
  // -----
11
12
  // File Name: AWM_mux.v
  // Megafunction Name(s):
13
  //
          LPM_MUX
  // Simulation Library Files(s):
16
           lpm
17
  18
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
  //
21
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
22
   23
24
25
  //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
   //Your use of Altera Corporation's design tools, logic functions
27
  //and other software and tools, and its AMPP partner logic
28
  //functions, and any output files from any of the foregoing
29
  //(including device programming or simulation files), and any
  //associated documentation or information are expressly subject
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
33
  //the Altera MegaCore Function License Agreement, or other
34
  //applicable license agreement, including, without limitation,
35
  //that your use is for the sole purpose of programming logic
  //devices manufactured by Altera and sold by Altera or its
  //authorized distributors. Please refer to the applicable
   //agreement for further details.
39
40
41
   // synopsys translate_off
42
   `timescale 1 ps / 1 ps
43
   // synopsys translate_on
44
  module AWM_mux (
45
    data0x.
                 //AC
46
    data1x,
                //MDDR
47
    data2x,
                //K0
    data3x,
                //K1
    data4x,
                //G0
50
```

```
data5x,
                   //G1
51
     data6x,
                   //G2
52
      data7x,
                   //MIDR
      sel,
54
     result);
                  //A_Bus
55
56
      input
             [7:0]
                    data0x;
57
      input
             [7:0]
                    data1x;
      input
             [7:0]
                    data2x;
      input
            [7:0]
                    data3x;
      input
            [7:0]
                    data4x;
61
      input
            [7:0]
                    data5x;
62
             [7:0]
      input
                    data6x;
63
      input
             [7:0]
                    data7x;
64
             [2:0]
      input
                    sel;
65
      output [7:0]
                    result;
66
67
     wire [7:0] sub_wire9;
68
     wire [7:0] sub_wire8 = data7x[7:0];
69
     wire [7:0] sub_wire7 = data6x[7:0];
     wire [7:0] sub_wire6 = data5x[7:0];
71
     wire [7:0] sub_wire5 = data4x[7:0];
72
     wire [7:0] sub_wire4 = data3x[7:0];
73
     wire [7:0] sub_wire3 = data2x[7:0];
74
     wire [7:0] sub_wire2 = data1x[7:0];
75
     wire [7:0] sub_wire0 = data0x[7:0];
     wire [63:0] sub_wire1 = {sub_wire8, sub_wire7, sub_wire6, sub_wire5,
          sub_wire4, sub_wire3, sub_wire2, sub_wire0};
     wire [7:0] result = sub_wire9[7:0];
78
79
      lpm_mux LPM_MUX_component (
80
            .data (sub_wire1),
            .sel (sel),
82
            .result (sub_wire9)
83
            // synopsys translate_off
84
85
            .aclr (),
86
            .clken (),
            .clock ()
            // synopsys translate_on
89
            );
90
     defparam
91
        LPM_MUX_component.lpm_size = 8,
92
       LPM_MUX_component.lpm_type = "LPM_MUX",
       LPM_MUX_component.lpm_width = 8,
94
        LPM_MUX_component.lpm_widths = 3;
95
96
97
   endmodule
99
   // -----
100
```

```
// CNX file retrieval info
101
   // -----
102
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
103
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
104
   // Retrieval info: PRIVATE: new_diagram STRING "1"
105
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
106
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "8"
107
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "3"
110
   // Retrieval info: USED_PORT: dataOx 0 0 8 0 INPUT NODEFVAL "dataOx[7..0]"
111
   // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
112
   // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
113
   // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
   // Retrieval info: USED_PORT: data4x 0 0 8 0 INPUT NODEFVAL "data4x[7..0]"
115
   // Retrieval info: USED_PORT: data5x 0 0 8 0 INPUT NODEFVAL "data5x[7..0]"
   // Retrieval info: USED_PORT: data6x 0 0 8 0 INPUT NODEFVAL "data6x[7..0]"
117
   // Retrieval info: USED_PORT: data7x 0 0 8 0 INPUT NODEFVAL "data7x[7..0]"
118
   // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
   // Retrieval info: USED_PORT: sel 0 0 3 0 INPUT NODEFVAL "sel[2..0]"
   // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
   // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
122
   // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
123
   // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
124
   // Retrieval info: CONNECT: @data 0 0 8 32 data4x 0 0 8 0
125
   // Retrieval info: CONNECT: @data 0 0 8 40 data5x 0 0 8 0
   // Retrieval info: CONNECT: @data 0 0 8 48 data6x 0 0 8 0
127
   // Retrieval info: CONNECT: @data 0 0 8 56 data7x 0 0 8 0
128
   // Retrieval info: CONNECT: @sel 0 0 3 0 sel 0 0 3 0
129
   // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
130
   // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.v TRUE
131
   // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.inc FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.cmp FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.bsf FALSE
134
   // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux_inst.v FALSE
135
   // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux_bb.v TRUE
136
   // Retrieval info: LIB_FILE: lpm
```

# 1.2.5 INC, DEC, RST Decoders

```
1 //File name : INC_DEC_RST.v
2 //This module used to give control signals to the INCrement, DECrement and

→ ReSeT pins

3 //of registers MDAR, ART, ARG, AWT, AWG, AC, KO, K1 in 3 different module
    → instantiations respectively.
   // [INC_decoder] inc signals for registers
   module INC_DEC_RST(I_sel, ADR, ART, ARG, AWT, AWG, AC, KO, K1);
   input [7:0] I_sel;
   output ADR, ART, ARG, AWT, AWG, AC, KO, K1;
10
   assign ADR = I_sel[0];
11
   assign ART = I_sel[1];
12
   assign ARG = I_sel[2];
13
   assign AWT = I_sel[3];
14
   assign AWG = I_sel[4];
15
   assign AC = I_sel[5];
16
   assign KO = I_sel[6];
17
   assign K1 = I_sel[7];
19
   endmodule
20
```

# 1.3 Registers

# 1.3.1 Shift Register Bank

```
//File name : reg_G.v
   //This module is the collection of 3 registers to form a shift register.
   module reg_G (din, G0_out, G1_out,
                  G2_out, clk, shift);
6
   input clk, shift;
   input[7:0] din;
   output reg [7:0] GO_out = 8'd0, G1_out = 8'd0, G2_out = 8'd0;
10
11
   always @(posedge clk)
12
     begin
13
       if (shift == 1'b1)
14
        begin
15
         G2_out <= G1_out;</pre>
16
         G1_out <= G0_out;</pre>
         GO_out <= din;
18
         end
19
     end
20
21
   endmodule // reg_GO
```

## 1.3.2 Loop Registers

```
//File name : reg_K.v
   //This module is used to instantiate KO,K1 the loop registers.
   //can be used as general purpose registers as well.
   module reg_K (din, dout, clk, write, rst, inc, dec, k_Z);
6
   input clk, write, rst, inc, dec;
   input [7:0] din;
   output reg [7:0] dout = 8'd0;
   output reg k_Z=1;
10
11
   reg [7:0] k_ref = 8'd0;
12
   reg tog=0;
13
14
   always @(dout,k_ref)
15
      begin
16
        if(k_ref == dout) k_Z <=1;
17
                         k_Z \ll 0;
18
      end
19
20
   always @ ( posedge clk )
21
      begin
22
        if (rst ==1 )
23
          begin
24
            tog
                   <= 0;
25
            dout <= 8'd0;
26
            k_ref <= 8'd0;
27
          end
28
        else if (write == 1)
29
          begin
30
            dout <= din;</pre>
31
            if ( tog == 0)
32
              begin
33
                 k_ref <= din;</pre>
34
                 tog
                       <= 1;
35
36
               end
          end
37
        else if (inc == 1) dout <= dout + 1;</pre>
        else if (dec == 1) dout <= dout - 1;
39
      end
40
41
   endmodule // req_Kdin, dout, clk, writeinput clk, write;
```

## 1.3.3 AR Registers

```
1 //File name : reg_ARG_ART.v
   //This module used to instantiate AR registers which manipulate the address
    \hookrightarrow used to
   //read from DRAM.
   module reg_ARG_ART (clk, inc, dec, reset, Z_OUT, d_out, cin,

    cin_ref,d_from_ADR);
                 clk, inc, dec, reset, cin, cin_ref;
   input [8:0] d_from_ADR;
                       Z_{OUT} = 1;
   output reg
10
   output reg [8:0] d_out = 9'd0;
11
   reg [8:0] ref=9'd0;
13
14
   always @ (posedge clk)
15
     begin
16
         if(inc)
                           d_out <= d_out+1;</pre>
17
         else if(dec)
                           d_out <= d_out-1;</pre>
         else if(reset) d_out <= 9'd0;</pre>
19
         else if (cin) d_out <= d_from_ADR;</pre>
20
         else if (cin_ref) ref <= d_from_ADR;</pre>
21
      end
22
23
   always @ (d_out)
24
     begin
^{25}
        if(d_out == ref)
                             Z_OUT <= 1;</pre>
26
                              Z_OUT <= 0;</pre>
        else
27
      end
28
   endmodule
```

# 1.3.4 AW Registers

21

```
1 //File name : reg_AWG_AWT.v
   //This module is used to instantiate AW registers which are used to manipulate
   //address used to write to MDDR.
   module reg_AWG_AWT (clk, inc, dec, reset, d_out,d_from_ADR,cin);
   input clk, inc, dec, reset, cin;
   input [8:0] d_from_ADR;
   output reg [8:0] d_out = 9'd0;
10
   always @ (posedge clk)
11
12
   begin
13
       if(inc)
                         d_out <= d_out+1;</pre>
       else if(dec)
                         d_out <= d_out-1;</pre>
15
       else if(reset) d_out <= 9'd0;</pre>
16
      else if (cin) d_out <= d_from_ADR;</pre>
17
18
   end
19
20
   endmodule
```

# 1.3.5 Data Registers

```
//File name : reg_DATA.v
   //This module is used to instantiate MDDR and MIDR registers.
   module reg_DATA (clk, d_in1, d_in2, c_in1, c_in2, d_out);
4
   input wire[7:0] d_in1, d_in2;
   output reg[7:0] d_out=8'd0;
   input c_in1, c_in2, clk;
9
10
   always @ (posedge clk)
11
12
   begin
              (c_in1) d_out <= d_in1;
     if
13
     else if (c_in2) d_out <= d_in2;</pre>
14
     else
                      d_out <= d_out;</pre>
15
   end
16
17
   endmodule
18
```

# 1.3.6 Program Counter

```
//File name : reg_PC.v
   //This module is the PC register.
   module reg_PC (clk, cin, inc,d_in, d_out);
   input
                      clk, cin, inc;
6
   input wire[7:0] d_in;
   output reg[7:0] d_out = 8'd0;
10
   always @ ( posedge clk )
11
   begin
12
                      d_out <= d_in;</pre>
      if(cin)
13
      else if(inc) d_out <= d_out + 1;</pre>
14
      else
                     d_out <= d_out;</pre>
15
   \quad \text{end} \quad
16
17
18
   endmodule
```

# 1.4 Special Modules

#### 1.4.1 ADR Maker

```
//File name : ADR_maker.v
   //This module is responsible for handling MDAR register and matrix
    \rightarrow manipulation.
   `include "define.v"
5
   module ADR_maker (AWREF, in_Clock, A, ART, ARG, AWT, AWG, inc,
6
               dec, TOG_inc, SEL, reset, d_out, TOG, d_to_ART,

→ d_to_ARG,d_to_AWT,d_to_AWG,

              cin_ART, cin_ARG,cin_AWT,cin_AWG,cin_ART_ref, cin_ARG_ref);
8
9
                     in_Clock, inc, dec,TOG_inc, reset;
   input
10
   input wire[3:0] SEL;
11
   input wire[7:0] A;
12
   input wire[8:0] ART, ARG,AWT,AWG;
13
14
   output reg TOG=0;
15
   output reg[17:0] d_out=18'd0;
                                    //MDAR
16
   output reg[17:0] AWREF=18'd0;
17
   output reg[8:0] d_to_ART=9'd0, d_to_ARG=9'd0,d_to_AWT=9'd0,d_to_AWG=9'd0;
18
   output reg cin_ART=0, cin_ARG=0,cin_AWT=0,cin_AWG=0,cin_ART_ref=0,
19

    cin_ARG_ref=0;

20
   reg [17:0] TEMP_MDAR=18'd0;
^{21}
   wire clk;
22
   assign clk=in_Clock;
23
24
   always @ (posedge clk)
                                     //Control signals given in posedge, we check

    them in negedge

   begin
26
      if(TOG == 0) AWREF <= {AWG, AWT};</pre>
27
      else
                   AWREF <= {AWT, AWG};
28
29
                      TOG <= ~TOG;
      if(TOG_inc)
                                        //Toggle
30
31
      if(inc)
                      d_out <= d_out+1;</pre>
32
      else if(dec)
                       d_out <= d_out-1;</pre>
33
      else if(reset)
                         d_out <= 18'd0;</pre>
34
      else
35
      begin
36
        case (SEL)
37
        `adr_matrix_r:
                                     //MDAR is formed by read registers
38
          begin
39
            if(TOG == 0) d_out <= {ARG, ART};</pre>
40
                          d_out <= {ART, ARG};</pre>
            else
41
            cin_ART
                          <= 0;
42
            cin_ARG
                          <= 0;
43
            cin_ARG_ref <= 0;</pre>
44
```

```
cin_ART_ref <= 0;</pre>
45
             cin\_AWG
                            <= 0;
46
             cin_AWT
                            <= 0;
           end
48
49
         `adr_matrix_w:
                                        //MDAR is formed by write registers
50
           begin
51
             if(TOG == 0) d_out <= {AWG, AWT};</pre>
52
             else
                            d_out <= {AWT, AWG};</pre>
53
             cin_ART
                            <= 0;
54
             cin_ARG
                            <= 0;
55
             cin_ARG_ref <= 0;</pre>
56
             cin_ART_ref <= 0;</pre>
57
             cin_AWG
                            <= 0;
58
             cin_AWT
                            <= 0;
59
           end
60
61
         `adr_last8:
                                       //MDAR, last 8 is filled by A
62
           begin
63
             TEMP_MDAR[7:0]
                                  \langle = A;
64
                            <= 0;
             cin_ART
65
             cin_ARG
                            <= 0;
66
             cin_ARG_ref <= 0;</pre>
67
             cin_ART_ref <= 0;</pre>
68
                            <= 0;
             cin_AWG
69
                            <= O;
             cin_AWT
70
           end
71
                                      //MDAR, mid 8 is filled by A
         `adr_mid8:
72
           begin
73
             TEMP_MDAR[15:8]
74
             cin_ART
                            <= 0;
75
             cin_ARG
                            <= 0;
76
             cin_ARG_ref <= 0;</pre>
77
             cin_ART_ref <= 0;</pre>
78
             cin_AWG
                            <= 0;
79
             cin_AWT
                            <= 0;
80
           end
81
                                      //MDAR, first 8 is filled by A
         `adr_first2:
82
           begin
83
             TEMP_MDAR[17:16] <= A[1:0];</pre>
84
             cin_ART
                            <= 0;
85
             cin_ARG
                            <= 0;
86
             cin_ARG_ref <= 0;</pre>
87
             cin_ART_ref <= 0;</pre>
             cin\_AWG
                            <= 0;
89
             cin_AWT
                            <= 0;
90
           end
91
         `adr_to_mdar:
92
           begin
93
             d_out
                       <= TEMP_MDAR;
             cin_ART
                            <= 0;
95
```

```
cin_ARG
                              <= 0;
96
               cin_ARG_ref <= 0;</pre>
97
               cin_ART_ref <= 0;</pre>
98
               cin\_AWG
                              <= 0;
99
               cin\_AWT
                              <= 0;
100
            end
101
          `adr_to_ar:
102
               begin
103
                 cin_ART
                                 <= 1;
104
                 cin_ARG
                                 <= 1;
105
                 cin_ARG_ref <= 0;</pre>
106
                 cin_ART_ref <= 0;</pre>
107
                                 <= 0;
                  cin_AWG
108
                 cin_AWT
                                 <= 0;
109
                 if(TOG == 0)
110
                    begin
111
                       d_to_ARG <= TEMP_MDAR[17:9];</pre>
112
                       d_to_ART <= TEMP_MDAR[8:0];</pre>
113
                    end
114
                 else
                    begin
116
                       d_to_ART <= TEMP_MDAR[17:9];</pre>
117
                       d_to_ARG <= TEMP_MDAR[8:0];</pre>
118
119
120
               end
          `adr_to_aw:
121
               begin
122
                                 <= 0;
                 cin_ART
123
                 cin_ARG
                                 <= 0;
124
                 cin_ARG_ref <= 0;</pre>
125
                 cin_ART_ref <= 0;</pre>
126
                 cin\_AWG
                                 <= 1;
127
                 cin_AWT
                                 <= 1;
128
                 if(TOG == 0)
129
                    begin
130
                       d_to_AWG <= TEMP_MDAR[17:9];</pre>
131
                       d_to_AWT <= TEMP_MDAR[8:0];</pre>
132
                    end
133
                 else
134
                    begin
135
                       d_to_AWT <= TEMP_MDAR[17:9];</pre>
136
                       d_to_AWG <= TEMP_MDAR[8:0];</pre>
137
                    end
138
               end
139
          `adr_to_ar_ref:
140
               begin
141
                 cin_ART
                                 <= 0;
142
                 cin_ARG
                                 <= 0;
143
                 cin_ARG_ref <= 1;</pre>
                 cin_ART_ref <= 1;</pre>
145
                 cin\_AWG
                                 <= 0;
146
```

```
cin_AWT <= 0;</pre>
147
                  if(TOG == 0)
148
                    begin
149
                       d_to_ARG <= TEMP_MDAR[17:9];</pre>
150
                      d_to_ART <= TEMP_MDAR[8:0];</pre>
151
152
                  else
153
                    begin
154
                      d_to_ART <= TEMP_MDAR[17:9];</pre>
155
                      d_to_ARG <= TEMP_MDAR[8:0];</pre>
156
157
               end
158
           `adr_none:
159
               begin
160
                  cin_ART
                                 <= 0;
161
                  cin_ARG
                                 <= 0;
162
                  cin_ARG_ref <= 0;</pre>
163
                  cin_ART_ref <= 0;</pre>
164
                  cin\_AWG
                                <= 0;
165
                  cin_AWT
                                 <= 0;
166
               end
167
            default:
168
               begin
169
                  cin_ART
                                 <= 0;
170
                  cin_ARG
                                 <= 0;
171
                  cin_ARG_ref <= 0;</pre>
172
                  cin_ART_ref <= 0;</pre>
173
                  {\tt cin\_AWG}
                                 <= 0;
174
                  cin\_AWT
                                 <= 0;
175
               end
176
          endcase
177
       end
     end
179
180
181
     endmodule
```

182

## 1.4.2 Jump Decider

```
//File name : JMP_mux.v
   //This module is used to manipulate jump operations.
   `include "define.v"
   //Jump selector. Outputs J (1 bit) connected to the input of the INS module.
   module JMP_mux(JMP_sel,AC_Z,ZT,ZRG,ZRT,ZKO,ZK1,J);
   input [3:0] JMP_sel;
                 AC_Z,ZT,ZRG,ZRT,ZKO,ZK1;
   input
9
10
   output reg J;
11
12
   always @ (*)
13
   begin
14
      case (JMP_sel)
15
        `jmp_none:
                        J \le 1'd0;
16
        `jmp_jump:
                        J<= 1'd1;
17
        `jmp_jmpz:
                        J \le AC_Z;
18
        `jmp_jpnz:
                        J \le ^{\sim} AC_Z;
19
        `jmp_jzt :
                         J \le ZT;
20
                        J<= ~ZRG;</pre>
        `jmp_jnrg:
^{21}
                        J \le ~^{\sim} ZRT;
        `jmp_jnrt:
22
        `jmp_jnk0:
                         J \le ~ZK0;
23
        `jmp_jnk1:
                        J<= ~ZK1;
24
          default:
                        J \le 1'd0;
      endcase
   end
^{27}
   endmodule
28
```

#### 1.4.3 ALU

```
//File name : ALU.v
   //This module is the Arithmatic and Logic Unit of the processor.
   //it also contains the AC register.
    `include "define.v"
   module ALU(select, A_bus, Z_out, AC, inc_AC, cin_AC, dec_AC, clk, rst);
   input
                 clk,inc_AC,dec_AC,cin_AC,rst;
9
   input [2:0] select;
10
   input [7:0] A_bus;
11
12
   output reg [11:0] AC=12'd0;
13
   output reg
                        Z_{out=1};
14
15
   always @(AC)
16
      begin
17
        if(AC==12'b0) Z_out<=1; else Z_out<=0;
18
      end
19
20
   always @(posedge clk)
21
      begin
22
        if (cin_AC) AC <= {4'd0, A_bus};
23
        else
24
          begin
25
             case(select)
26
               `alu_none:
27
                 begin
28
                    if (inc_AC==1)
                                          AC \le AC+1;
29
                    else if(dec_AC==1) AC <= AC-1;
30
                    else if(rst==1)
                                          AC <= 12'd0;
31
                 end
32
               `alu_add : AC <= AC+{4'd0,A_bus};
33
               `alu_sub :
34
35
                    if(AC>\{4'd0,A_bus\}) AC <= AC-\{4'd0,A_bus\};
36
                    else
                                           AC \leftarrow \{4 \cdot d0, A_bus\} - AC;
37
                 end
38
               \all_{div} : AC <= (AC + \{5 \cdot d0, A_bus[7:1]\})/\{4 \cdot d0, A_bus\};
39
               `alu_mul : AC <= AC * A_bus;
40
               default : AC <= AC;</pre>
41
             endcase
42
          end
      end
44
45
   endmodule
46
```

# 1.5 Data Memory

#### 1.5.1 DATA MEMORY

```
//File name : dram.v
  //This module is the IP module of the DRAM of size 65536.
  // megafunction wizard: %RAM: 1-PORT%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: altsyncram
  // -----
  // File Name: dram.v
  // Megafunction Name(s):
11
  //
          altsyncram
12
  //
13
  // Simulation Library Files(s):
14
          altera\_mf
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
18
19
   // 15.0.0 Build 145 04/22/2015 SJ Full Version
20
   21
22
23
  //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
24
   //Your use of Altera Corporation's design tools, logic functions
25
  //and other software and tools, and its AMPP partner logic
26
  //functions, and any output files from any of the foregoing
  //(including device programming or simulation files), and any
  //associated documentation or information are expressly subject
29
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
31
  //the Altera MegaCore Function License Agreement, or other
32
  //applicable license agreement, including, without limitation,
  //that your use is for the sole purpose of programming logic
  //devices manufactured by Altera and sold by Altera or its
35
  //authorized distributors. Please refer to the applicable
36
   //agreement for further details.
37
38
   // synopsys translate_off
40
   `timescale 1 ps / 1 ps
41
   // synopsys translate_on
42
  module dram (
43
    address.
44
    clock,
    data,
46
    wren,
47
    q);
48
```

```
49
      input
             [15:0]
                      address;
50
      input
               clock;
      input
             [7:0]
                     data;
52
      input
               wren;
53
      output
              [7:0]
54
    `ifndef ALTERA_RESERVED_QIS
55
   // synopsys translate_off
56
    `endif
     tri1
              clock;
   `ifndef ALTERA_RESERVED_QIS
59
   // synopsys translate_on
60
    `endif
61
62
     wire [7:0] sub_wire0;
63
     wire [7:0] q = sub_wire0[7:0];
64
65
      altsyncram altsyncram_component (
66
            .address_a (address),
67
            .clock0 (clock),
            .data_a (data),
69
            .wren_a (wren),
70
            .q_a (sub_wire0),
71
            .aclr0 (1'b0),
72
            .aclr1 (1'b0),
73
            .address_b (1'b1),
74
            .addressstall_a (1'b0),
75
            .addressstall_b (1'b0),
76
            .byteena_a (1'b1),
77
            .byteena_b (1'b1),
78
            .clock1 (1'b1),
79
            .clocken0 (1'b1),
            .clocken1 (1'b1),
81
            .clocken2 (1'b1),
82
            .clocken3 (1'b1),
83
            .data_b (1'b1),
84
            .eccstatus (),
85
            .q_b (),
            .rden_a (1'b1),
            .rden_b (1'b1),
88
            .wren_b (1'b0));
89
      defparam
90
        altsyncram_component.clock_enable_input_a = "BYPASS",
91
        altsyncram_component.clock_enable_output_a = "BYPASS",
92
        altsyncram_component.intended_device_family = "Cyclone IV E",
93
        altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
94
        altsyncram_component.lpm_type = "altsyncram",
95
        altsyncram_component.numwords_a = 65536,
96
        altsyncram_component.operation_mode = "SINGLE_PORT",
        altsyncram_component.outdata_aclr_a = "NONE",
        altsyncram_component.outdata_reg_a = "CLOCKO",
99
```

```
altsyncram_component.power_up_uninitialized = "FALSE",
100
        altsyncram_component.read_during_write_mode_port_a =
101
        → "NEW_DATA_NO_NBE_READ",
       altsyncram_component.widthad_a = 16,
102
       altsyncram_component.width_a = 8,
103
       altsyncram_component.width_byteena_a = 1;
104
105
   endmodule
107
108
   // -----
109
   // CNX file retrieval info
110
   // -----
111
   // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
   // Retrieval info: PRIVATE: AclrAddr NUMERIC "O"
113
   // Retrieval info: PRIVATE: AclrByte NUMERIC "O"
   // Retrieval info: PRIVATE: AclrData NUMERIC "O"
115
   // Retrieval info: PRIVATE: AclrOutput NUMERIC "O"
116
   // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
   // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
   // Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
   // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
120
   // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
121
   // Retrieval info: PRIVATE: Clken NUMERIC "O"
122
   // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
   // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "O"
   // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
125
   // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
126
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
127
   // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
128
   // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
   // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
   // Retrieval info: PRIVATE: MIFfilename STRING ""
   // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
132
   // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "O"
133
   // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
134
   // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
135
   // Retrieval info: PRIVATE: RegData NUMERIC "1"
   // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
137
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
138
   // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
139
   // Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
140
   // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "O"
   // Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
   // Retrieval info: PRIVATE: WidthData NUMERIC "8"
   // Retrieval info: PRIVATE: rden NUMERIC "O"
144
   // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
145
   // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
   // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
   // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
   // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
```

```
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
   // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
151
   // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
   // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
153
   // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
154
   // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
155
   // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING
    → "NEW_DATA_NO_NBE_READ"
  // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
   // Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
158
   // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
159
   // Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
160
   // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
161
   // Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
   // Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
163
   // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
   // Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
165
   // Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
166
   // Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
167
   // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
   // Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram.v TRUE
170
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram.inc FALSE
171
  // Retrieval info: GEN_FILE: TYPE_NORMAL dram.cmp FALSE
172
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram.bsf FALSE
173
  // Retrieval info: GEN_FILE: TYPE_NORMAL dram_inst.v FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram_bb.v TRUE
175
   // Retrieval info: LIB_FILE: altera_mf
```

#### 1.5.2 DATA MEMORY 512

```
//File name : dram_512.v
   //This module is the DRAM used in the project of size 512x512,
   //built using 4 RAMs of size 256x256.
   module dram_512(address,clock,data,wren,q);
6
   input
           [17:0] address;
   input
                  clock;
   input
          [7:0]
                  data;
   input
                  wren;
10
   output [7:0]
11
12
   wire [1:0] selector;
13
   wire [7:0] q1,q2,q3,q4;
   wire wren1, wren2, wren3, wren4;
15
16
   parameter DM1=2'b00;
17
   parameter DM2=2'b01;
18
   parameter DM3=2'b10;
19
   parameter DM4=2'b11;
20
21
   assign selector[1:0] = address[17:16];
22
23
24
   dram
       d1(.address(address[15:0]),.clock(clock),.data(data),.wren(wren1),.q(q1));
   dram
       d2(.address(address[15:0]),.clock(clock),.data(data),.wren(wren2),.q(q2));
   dram
       d3(.address(address[15:0]),.clock(clock),.data(data),.wren(wren3),.q(q3));
   dram

→ d4(.address(address[15:0]),.clock(clock),.data(data),.wren(wren4),.q(q4));
   dram_out_mux

→ dram_out_mux(.data0x(q1),.data1x(q2),.data2x(q3),.data3x(q4),.sel(selector),.result(q))
   dram_wen_sel_decoder dwsd(
30
      .data(selector),
31
     .enable(wren),
32
     .eq0(wren1),
33
     .eq1(wren2),
34
     .eq2(wren3),
35
     .eq3(wren4));
36
37
   endmodule
```

### 1.5.3 Memory Router

```
//File name : memory_router.v
   //This module is the core that share the resources (Wen, address
    \rightarrow bus, d_in, d_out)
   //of IRAM and DRAM to corresponding sources in different modes of operations.
   module memory_router(wen,address,din,
5
6
                         i_wen,i_add,i_din,
                         p_wen,p_address,p_din,p_ins_address,
                         memory_size_select,rx_wen,rx_address,rx_din,
                         tx_address,
9
                         user_address,
10
                         mode,d_or_i);
11
12
   //iram access ports
13
14
   output
                  i_wen;
15
   output [7:0] i_add;
16
   output [7:0] i_din;
17
18
   //dram accsess ports
20
21
22
   output
                   wen;
23
   output [7:0] din;
24
   output [17:0] address;
26
   //Tx ports
27
28
   input [17:0] tx_address;
29
30
   //Rx ports
31
32
   input
                       rx_wen;
33
                [17:0] rx_address;
   input
34
                [7:0] rx_din;
   input
35
   output reg [17:0] memory_size_select=18'd262143;
37
   //processor ports
38
39
                  p_wen;
   input
40
           [17:0] p_address;
   input
41
   input
           [7:0] p_din;
   input
           [7:0] p_ins_address;
43
44
45
   //user ports
46
   input [17:0] user_address;
48
49
```

```
//mode selector for 4 modes
50
51
    input [1:0] mode;
52
53
    //instruction mode or data mode
54
55
    input d_or_i;
56
58
    //splitter wiring
60
61
    wire d_out_wen;
62
    wire [7:0] d_out_din;
    wire [17:0] d_out_d_address;
    wire [17:0] i_out_i_address;
    wire [17:0] i_out_i_user_address;
66
    wire [17:0] d_out_d_user_address;
67
68
    D_Wen_mux D_Wen_mux (
69
                 .data0(0),
70
                 .data1(d_out_wen),
71
                 .data2(p_wen),
72
                 .data3(0),
73
                 .sel(mode),
74
                 .result(wen));
75
    D_Address_mux   D_Address_mux (
77
                 .data0x(d_out_d_user_address),
78
                 .data1x(d_out_d_address),
79
                 .data2x(p_address),
80
                 .data3x(tx_address),
                 .sel(mode),
82
                 .result(address));
83
84
    85
                 .data0x(i_out_i_user_address[7:0]),
86
                 .data1x(i_out_i_address),
                 .data2x(p_ins_address),
                 .data3x(8'd0),
89
                 .sel(mode),
90
                 .result(i_add));
91
92
    din_mux din_mux (
94
                 .data0x(8'd0),
95
                 .data1x(d_out_din),
96
                 .data2x(p_din),
97
                 .data3x(8'd0),
                 .sel(mode),
                 .result(din));
100
```

```
101
102
    splitter #(.bit_width(1)) wen_split (
103
                 .in(rx_wen),
104
                 .d_out(d_out_wen),
105
                 .i_out(i_wen),
106
                 .enable(((~mode[1])&(mode[0]))), //in Rx operation mode
107
                 .selector(d_or_i));
108
109
    splitter #(.bit_width(8)) din_split (
110
                 .in(rx_din),
111
                 .d_out(d_out_din),
112
                  .i_out(i_din),
113
                  .enable(((~mode[1])&(mode[0]))), //in Rx operation mode
114
                 .selector(d_or_i));
115
116
    splitter #(.bit_width(18)) address_split (
117
                 .in(rx_address),
118
                 .d_out(d_out_d_address),
119
                 .i_out(i_out_i_address),
                 .enable(((~mode[1])&(mode[0]))), //in Rx operation mode
121
                 .selector(d_or_i));
122
123
    splitter #(.bit_width(18)) user_address_split (
124
                 .in(user_address),
125
                 .d_out(d_out_d_user_address),
126
                 .i_out(i_out_i_user_address),
127
                 .enable(((~mode[1])&(~mode[0]))), //in IDLE operation mode
128
                 .selector(d_or_i));
129
130
131
    always @(d_or_i)
132
      begin
133
        case(d_or_i)
134
           0:memory_size_select<=18'd262143;
135
           1:memory_size_select<=18'd255;
136
           default:memory_size_select<=18'd262143;</pre>
137
        endcase
139
      end
140
    endmodule
141
```

### 1.5.4 Data Memory Address Mux

```
//File name : D_Address_mux.v
  //This module used to share the address bus with the different sources
   //that use it in different modes of operations. Used inside the memory_router.v
   \rightarrow module.
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_MUX
  // ------
10
   // File Name: D_Address_mux.v
11
  // Megafunction Name(s):
  //
           LPM_MUX
13
  //
14
  // Simulation Library Files(s):
15
           lpm
16
  // -----
17
   // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20
   // 15.0.0 Build 145 04/22/2015 SJ Full Version
21
   22
23
24
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
   //Your use of Altera Corporation's design tools, logic functions
26
   //and other software and tools, and its AMPP partner logic
27
   //functions, and any output files from any of the foregoing
28
   //(including device programming or simulation files), and any
   //associated documentation or information are expressly subject
   //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
32
   //the Altera MegaCore Function License Agreement, or other
33
  //applicable license agreement, including, without limitation,
34
   //that your use is for the sole purpose of programming logic
  //devices manufactured by Altera and sold by Altera or its
   //authorized distributors. Please refer to the applicable
   //agreement for further details.
38
39
40
   // synopsys translate_off
41
   `timescale 1 ps / 1 ps
42
   // synopsys translate_on
43
  module D_Address_mux (
44
    data0x.
45
    data1x,
46
    data2x,
    data3x,
    sel.
49
```

```
result);
50
51
     input
            [17:0] data0x;
52
     input
           [17:0]
                   data1x;
53
     input [17:0]
                   data2x;
54
     input
           [17:0]
                   data3x;
55
     input
           [1:0] sel;
56
     output [17:0] result;
     wire [17:0] sub_wire5;
59
     wire [17:0] sub_wire4 = data3x[17:0];
60
     wire [17:0] sub_wire3 = data2x[17:0];
61
     wire [17:0] sub_wire2 = data1x[17:0];
62
     wire [17:0] sub_wire0 = data0x[17:0];
     wire [71:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
     wire [17:0] result = sub_wire5[17:0];
65
66
     lpm_mux LPM_MUX_component (
67
           .data (sub_wire1),
68
           .sel (sel),
           .result (sub_wire5)
70
           // synopsys translate_off
71
72
           .aclr (),
73
           .clken ().
74
           .clock ()
75
           // synopsys translate_on
76
           );
77
     defparam
78
       LPM_MUX_component.lpm_size = 4,
79
       LPM_MUX_component.lpm_type = "LPM_MUX",
80
       LPM_MUX_component.lpm_width = 18,
       LPM_MUX_component.lpm_widths = 2;
82
83
84
   endmodule
85
86
   // -----
   // CNX file retrieval info
   // -----
89
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
90
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
91
   // Retrieval info: PRIVATE: new_diagram STRING "1"
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
94
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
95
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "18"
96
  // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
   // Retrieval info: USED_PORT: dataOx 0 0 18 0 INPUT NODEFVAL "dataOx[17..0]"
   // Retrieval info: USED_PORT: data1x 0 0 18 0 INPUT NODEFVAL "data1x[17..0]"
  // Retrieval info: USED_PORT: data2x 0 0 18 0 INPUT NODEFVAL "data2x[17..0]"
```

```
// Retrieval info: USED_PORT: data3x 0 0 18 0 INPUT NODEFVAL "data3x[17..0]"
102 // Retrieval info: USED_PORT: result 0 0 18 0 OUTPUT NODEFVAL "result[17..0]"
   // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
   // Retrieval info: CONNECT: @data 0 0 18 0 data0x 0 0 18 0
   // Retrieval info: CONNECT: @data 0 0 18 18 data1x 0 0 18 0
105
   // Retrieval info: CONNECT: @data 0 0 18 36 data2x 0 0 18 0
106
107 // Retrieval info: CONNECT: @data 0 0 18 54 data3x 0 0 18 0
   // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
   // Retrieval info: CONNECT: result 0 0 18 0 @result 0 0 18 0
   // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.v TRUE
110
111 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.inc FALSE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.cmp FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.bsf FALSE
113
114 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux_inst.v FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux_bb.v TRUE
116 // Retrieval info: LIB_FILE: lpm
```

### 1.5.5 Data Memory Write Enable Mux

```
//File name : D_Wen_mux.v
  //This module used to share the write enable wire with the different sources
  //that use it in different modes of operations. Used inside the memory_router.v
   → module.
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_MUX
  10
  // File Name: D_Wen_mux.v
11
  // Megafunction Name(s):
12
  //
          LPM_MUX
13
  //
14
  // Simulation Library Files(s):
15
           lpm
16
  // -----
17
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
21
   22
23
24
  //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
   //Your use of Altera Corporation's design tools, logic functions
26
  //and other software and tools, and its AMPP partner logic
27
   //functions, and any output files from any of the foregoing
28
  //(including device programming or simulation files), and any
  //associated documentation or information are expressly subject
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
32
  //the Altera MegaCore Function License Agreement, or other
33
  //applicable license agreement, including, without limitation,
34
  //that your use is for the sole purpose of programming logic
  //devices manufactured by Altera and sold by Altera or its
  //authorized distributors. Please refer to the applicable
   //agreement for further details.
38
39
40
   // synopsys translate_off
41
   `timescale 1 ps / 1 ps
42
   // synopsys translate_on
43
  module D_Wen_mux (
44
    data0.
45
    data1,
46
    data2,
    data3,
    sel.
49
```

```
result);
50
51
     input
              data0;
52
     input
             data1;
53
     input
              data2;
54
     input
              data3;
55
     input
            [1:0] sel;
56
     output
               result;
     wire [0:0] sub_wire5;
59
     wire
          sub_wire4 = data3;
60
           sub_wire3 = data2;
     wire
61
     wire sub_wire2 = data1;
62
     wire sub_wire0 = data0;
     wire [3:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
     wire [0:0] sub_wire6 = sub_wire5[0:0];
65
     wire result = sub_wire6;
66
67
     lpm_mux LPM_MUX_component (
68
           .data (sub_wire1),
           .sel (sel),
70
           .result (sub_wire5)
71
           // synopsys translate_off
72
73
           .aclr (),
74
           .clken (),
75
           .clock ()
76
           // synopsys translate_on
77
           );
78
     defparam
79
       LPM_MUX_component.lpm_size = 4,
80
       LPM_MUX_component.lpm_type = "LPM_MUX",
       LPM_MUX_component.lpm_width = 1,
82
       LPM_MUX_component.lpm_widths = 2;
83
84
85
   endmodule
86
   // -----
   // CNX file retrieval info
89
   // -----
90
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
   // Retrieval info: PRIVATE: new_diagram STRING "1"
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
94
  // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
95
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
96
  // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
   // Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
  // Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
```

```
// Retrieval info: USED_PORT: data2 0 0 0 0 INPUT NODEFVAL "data2"
102 // Retrieval info: USED_PORT: data3 0 0 0 0 INPUT NODEFVAL "data3"
   // Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
   // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
   // Retrieval info: CONNECT: @data 0 0 1 0 data0 0 0 0
105
   // Retrieval info: CONNECT: @data 0 0 1 1 data1 0 0 0 0
106
107 // Retrieval info: CONNECT: @data 0 0 1 2 data2 0 0 0 0
   // Retrieval info: CONNECT: @data 0 0 1 3 data3 0 0 0 0
   // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
110 // Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0
111 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.v TRUE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.inc FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.cmp FALSE
113
114 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.bsf FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux_inst.v FALSE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux_bb.v TRUE
117 // Retrieval info: LIB_FILE: lpm
```

### 1.5.6 Data Memory Input Data Mux

```
//File name : din_mux.v
  //This is instantiated in the memory router module to share din of the DRAM.
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_MUX
  // File Name: din_mux.v
10
  // Megafunction Name(s):
11
          LPM_MUX
12
  //
13
  // Simulation Library Files(s):
           lpm
15
  16
   17
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
18
  //
19
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
20
   21
22
23
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
24
  //Your use of Altera Corporation's design tools, logic functions
  //and other software and tools, and its AMPP partner logic
  //functions, and any output files from any of the foregoing
27
  //(including device programming or simulation files), and any
28
  //associated documentation or information are expressly subject
29
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
  //applicable license agreement, including, without limitation,
33
  //that your use is for the sole purpose of programming logic
34
  //devices manufactured by Altera and sold by Altera or its
35
  //authorized distributors. Please refer to the applicable
36
   //agreement for further details.
38
39
  // synopsys translate_off
40
   `timescale 1 ps / 1 ps
41
   // synopsys translate_on
42
  module din_mux (
    data0x,
44
    data1x,
45
    data2x.
46
    data3x,
47
    sel,
    result);
49
50
```

```
input
            [7:0]
                   data0x;
51
     input
            [7:0]
                   data1x;
52
     input
            [7:0]
                   data2x;
     input
            [7:0]
                   data3x;
54
     input
            [1:0]
                   sel;
55
     output [7:0]
                   result;
56
57
     wire [7:0] sub_wire5;
     wire [7:0] sub_wire4 = data3x[7:0];
     wire [7:0] sub_wire3 = data2x[7:0];
     wire [7:0] sub_wire2 = data1x[7:0];
61
     wire [7:0] sub_wire0 = data0x[7:0];
62
     wire [31:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
63
     wire [7:0] result = sub_wire5[7:0];
64
     lpm_mux LPM_MUX_component (
66
           .data (sub_wire1),
67
           .sel (sel),
68
           .result (sub_wire5)
69
           // synopsys translate_off
71
           .aclr (),
72
           .clken (),
73
           .clock ()
74
           // synopsys translate_on
75
           );
     defparam
77
       LPM_MUX_component.lpm_size = 4,
78
       LPM_MUX_component.lpm_type = "LPM_MUX",
79
       LPM_MUX_component.lpm_width = 8,
80
       LPM_MUX_component.lpm_widths = 2;
81
83
   endmodule
84
85
   // -----
86
   // CNX file retrieval info
   // -----
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
90
   // Retrieval info: PRIVATE: new_diagram STRING "1"
91
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
92
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
95
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
96
   // Retrieval info: USED_PORT: dataOx 0 0 8 0 INPUT NODEFVAL "dataOx[7..0]"
97
   // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
   // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
   // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
   // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
101
```

```
// Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"

// Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0

// Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0

// Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0

// Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0

// Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0

// Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.v TRUE

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.cmp FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.cmp FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.bsf FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.inst.v FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux_inst.v FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL din_mux_bbb.v TRUE

// Retrieval info: LIB_FILE: Lype_NORMAL din_mux_bb.v TRUE
```

### 1.5.7 Data Memory Output Data Mux

```
//File name : dram_out_mux.v
  //This module is used to choose an output from 4 256x256 RAMS instantiated
  //in the dram_512 module.
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_MUX
  10
  // File Name: dram_out_mux.v
11
  // Megafunction Name(s):
12
  //
          LPM\_MUX
13
  //
  // Simulation Library Files(s):
15
           lpm
16
   // -----
17
  18
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
19
20
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
21
   22
23
24
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
  //Your use of Altera Corporation's design tools, logic functions
   //and other software and tools, and its AMPP partner logic
27
  //functions, and any output files from any of the foregoing
28
  //(including device programming or simulation files), and any
29
  //associated documentation or information are expressly subject
30
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
33
   //applicable license agreement, including, without limitation,
34
  //that your use is for the sole purpose of programming logic
35
  //devices manufactured by Altera and sold by Altera or its
36
   //authorized distributors. Please refer to the applicable
   //agreement for further details.
38
39
40
   // synopsys translate_off
41
   `timescale 1 ps / 1 ps
42
   // synopsys translate_on
  module dram_out_mux (
44
    data0x,
45
    data1x.
46
    data2x,
47
    data3x,
    sel,
49
    result);
50
```

```
51
           [7:0]
     input
                  data0x;
52
     input
           [7:0]
                  data1x;
     input [7:0]
                  data2x;
54
     input [7:0]
                  data3x;
55
     input [1:0]
                  sel;
56
     output [7:0]
                  result;
57
     wire [7:0] sub_wire5;
     wire [7:0] sub_wire4 = data3x[7:0];
     wire [7:0] sub_wire3 = data2x[7:0];
61
     wire [7:0] sub_wire2 = data1x[7:0];
62
     wire [7:0] sub_wire0 = data0x[7:0];
63
     wire [31:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
     wire [7:0] result = sub_wire5[7:0];
65
66
     lpm_mux LPM_MUX_component (
67
           .data (sub_wire1),
68
           .sel (sel),
69
           .result (sub_wire5)
           // synopsys translate_off
71
72
           .aclr (),
73
           .clken (),
74
           .clock ()
75
           // synopsys translate_on
76
           );
77
     defparam
78
       LPM_MUX_component.lpm_size = 4,
79
       LPM_MUX_component.lpm_type = "LPM_MUX",
80
       LPM_MUX_component.lpm_width = 8,
81
       LPM_MUX_component.lpm_widths = 2;
83
84
   endmodule
85
86
   // -----
87
   // CNX file retrieval info
   // -----
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
90
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX_STRING "1"
91
   // Retrieval info: PRIVATE: new_diagram STRING "1"
92
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
  // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
96
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
  // Retrieval info: USED_PORT: dataOx 0 0 8 0 INPUT NODEFVAL "dataOx[7..0]"
   // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
   // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
  // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
```

```
// Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
   // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
   // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
   // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
   // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
106
   // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
107
108 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
   // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
110 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.v TRUE
111 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.inc FALSE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.cmp FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.bsf FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux_inst.v FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux_bb.v TRUE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux_syn.v TRUE
117 // Retrieval info: LIB_FILE: lpm
```

### 1.5.8 Data Memory Write Enable Decoder

```
//File name : dram_wen_sel_decoder.v
  //This module is used to demultiplex the wen signal given to 512x512 RAM to
  //4 256x256 RAMS.
  //Instantiated in the dram_512 module.
  // megafunction wizard: %LPM_DECODE%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_DECODE
  // -----
11
   // File Name: dram_wen_sel_decoder.v
12
  // Megafunction Name(s):
13
  //
           LPM_DECODE
  // Simulation Library Files(s):
16
           lpm
17
  // -----
18
   // ***********************************
   // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
21
   // 15.0.0 Build 145 04/22/2015 SJ Full Version
22
   23
24
25
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
   //Your use of Altera Corporation's design tools, logic functions
27
   //and other software and tools, and its AMPP partner logic
28
   //functions, and any output files from any of the foregoing
29
  //(including device programming or simulation files), and any
   //associated documentation or information are expressly subject
   //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
33
   //the Altera MegaCore Function License Agreement, or other
34
  //applicable license agreement, including, without limitation,
35
   //that your use is for the sole purpose of programming logic
   //devices manufactured by Altera and sold by Altera or its
   //authorized distributors. Please refer to the applicable
   //agreement for further details.
39
40
41
   // synopsys translate_off
42
   `timescale 1 ps / 1 ps
   // synopsys translate_on
44
  module dram_wen_sel_decoder (
45
    data.
46
    enable,
47
     eq0,
    eq1,
49
    eq2,
50
```

```
eq3);
51
52
     input
            [1:0] data;
     input
              enable;
54
     output
               eq0;
55
     output
               eq1;
56
     output
               eq2;
57
     output
               eq3;
     wire [3:0] sub_wire0;
60
     wire [3:3] sub_wire4 = sub_wire0[3:3];
61
     wire [2:2] sub_wire3 = sub_wire0[2:2];
62
     wire [1:1] sub_wire2 = sub_wire0[1:1];
63
     wire [0:0] sub_wire1 = sub_wire0[0:0];
          eq0 = sub_wire1;
     wire
65
     wire eq1 = sub_wire2;
66
     wire eq2 = sub_wire3;
67
     wire eq3 = sub_wire4;
68
69
     lpm_decode LPM_DECODE_component (
70
           .data (data),
71
           .enable (enable),
72
           .eq (sub_wire0)
73
           // synopsys translate_off
74
75
           .aclr (),
           .clken (),
77
           .clock ()
78
           // synopsys translate_on
79
           );
80
     defparam
81
       LPM_DECODE_component.lpm_decodes = 4,
       LPM_DECODE_component.lpm_type = "LPM_DECODE",
83
       LPM_DECODE_component.lpm_width = 2;
84
85
86
   endmodule
87
   // -----
   // CNX file retrieval info
90
   // -----
91
   // Retrieval info: PRIVATE: BaseDec NUMERIC "1"
92
   // Retrieval info: PRIVATE: EnableInput NUMERIC "1"
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
   // Retrieval info: PRIVATE: LPM_PIPELINE NUMERIC "O"
95
   // Retrieval info: PRIVATE: Latency NUMERIC "O"
96
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
97
   // Retrieval info: PRIVATE: aclr NUMERIC "O"
   // Retrieval info: PRIVATE: clken NUMERIC "O"
   // Retrieval info: PRIVATE: eq0 NUMERIC "1"
   // Retrieval info: PRIVATE: eq1 NUMERIC "1"
101
```

```
// Retrieval info: PRIVATE: eq2 NUMERIC "1"
   // Retrieval info: PRIVATE: eq3 NUMERIC "1"
   // Retrieval info: PRIVATE: nBit NUMERIC "2"
   // Retrieval info: PRIVATE: new_diagram STRING "1"
105
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
106
   // Retrieval info: CONSTANT: LPM_DECODES NUMERIC "4"
107
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_DECODE"
108
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "2"
   // Retrieval info: USED_PORT: @eq 0 0 4 0 OUTPUT NODEFVAL "@eq[3..0]"
   // Retrieval info: USED_PORT: data 0 0 2 0 INPUT NODEFVAL "data[1..0]"
111
   // Retrieval info: USED_PORT: enable 0 0 0 0 INPUT NODEFVAL "enable"
112
  // Retrieval info: USED_PORT: eq0 0 0 0 OUTPUT NODEFVAL "eq0"
113
   // Retrieval info: USED_PORT: eq1 0 0 0 0 OUTPUT NODEFVAL "eq1"
114
   // Retrieval info: USED_PORT: eq2 0 0 0 0 OUTPUT NODEFVAL "eq2"
   // Retrieval info: USED_PORT: eq3 0 0 0 0 OUTPUT NODEFVAL "eq3"
116
   // Retrieval info: CONNECT: @data 0 0 2 0 data 0 0 2 0
   // Retrieval info: CONNECT: @enable 0 0 0 0 enable 0 0 0 0
118
   // Retrieval info: CONNECT: eq0 0 0 0 0 @eq 0 0 1 0
119
   // Retrieval info: CONNECT: eq1 0 0 0 0 @eq 0 0 1 1
   // Retrieval info: CONNECT: eq2 0 0 0 0 @eq 0 0 1 2
   // Retrieval info: CONNECT: eq3 0 0 0 0 @eq 0 0 1 3
123 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.v TRUE
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.inc FALSE
124
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.cmp FALSE
125
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.bsf FALSE
126
  // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder_inst.v FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder_bb.v TRUE
128
   // Retrieval info: LIB_FILE: lpm
```

# 1.6 Instruction Memory

## 1.6.1 Instruction Memory Address Mux

```
//File name : I_Address_mux.v
  //This module is used to share the address bus of IRAM with different sources
  //in different modes of operations.
   //Instantiated in the memory router module.
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
   // VERSION: WM1.0
  // MODULE: LPM_MUX
  // -----
11
  // File Name: I_Address_mux.v
12
  // Megafunction Name(s):
13
  //
          LPM_MUX
14
15
  // Simulation Library Files(s):
  //
           lpm
17
   // -----
  19
   // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20
21
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
   23
24
25
  //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
26
  //Your use of Altera Corporation's design tools, logic functions
  //and other software and tools, and its AMPP partner logic
  //functions, and any output files from any of the foregoing
  //(including device programming or simulation files), and any
30
  //associated documentation or information are expressly subject
31
  //to the terms and conditions of the Altera Program License
32
  //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
   //applicable license agreement, including, without limitation,
  //that your use is for the sole purpose of programming logic
36
   //devices manufactured by Altera and sold by Altera or its
37
  //authorized distributors. Please refer to the applicable
38
   //agreement for further details.
39
40
41
   // synopsys translate_off
42
   `timescale 1 ps / 1 ps
43
  // synopsys translate_on
44
  module I_Address_mux (
    data0x,
46
    data1x,
47
    data2x,
48
```

```
data3x,
49
     sel,
50
     result);
52
            [7:0]
     input
                  data0x;
53
     input
            [7:0]
                  data1x;
54
     input
            [7:0]
                  data2x;
55
     input
           [7:0]
                  data3x;
     input [1:0]
                  sel;
     output [7:0]
                   result;
59
     wire [7:0] sub_wire5;
60
     wire [7:0] sub_wire4 = data3x[7:0];
61
     wire [7:0] sub_wire3 = data2x[7:0];
     wire [7:0] sub_wire2 = data1x[7:0];
63
     wire [7:0] sub_wire0 = data0x[7:0];
64
     wire [31:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
65
     wire [7:0] result = sub_wire5[7:0];
66
67
     lpm_mux LPM_MUX_component (
           .data (sub_wire1),
69
           .sel (sel),
70
           .result (sub_wire5)
71
           // synopsys translate_off
72
73
           .aclr (),
74
           .clken (),
75
           .clock ()
76
           // synopsys translate_on
77
           );
78
     defparam
79
       LPM_MUX_component.lpm_size = 4,
       LPM_MUX_component.lpm_type = "LPM_MUX",
81
       LPM_MUX_component.lpm_width = 8,
82
       LPM_MUX_component.lpm_widths = 2;
83
84
85
   endmodule
   88
   // CNX file retrieval info
89
   // -----
90
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
   // Retrieval info: PRIVATE: new_diagram STRING "1"
93
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
94
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
95
  // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
   // Retrieval info: USED_PORT: dataOx 0 0 8 0 INPUT NODEFVAL "dataOx[7..0]"
```

```
// Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
   // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
   // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
   // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
   // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
104
   // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
105
   // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
   // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
   // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
   // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
109
   // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
111 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.v TRUE
   // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.inc FALSE
112
113 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.cmp FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.bsf FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux_inst.v FALSE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux_bb.v TRUE
117 // Retrieval info: LIB_FILE: lpm
```

### 1.6.2 Instruction Memory

```
//File name : iram.v
  //This module is used as the IRAM of size 256.
  // megafunction wizard: %RAM: 1-PORT%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: altsyncram
  // File Name: iram.v
10
  // Megafunction Name(s):
11
           altsyncram
12
  //
13
  // Simulation Library Files(s):
           altera_mf
15
  16
  // **********************************
17
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
18
  //
19
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
  21
22
23
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
24
  //Your use of Altera Corporation's design tools, logic functions
  //and other software and tools, and its AMPP partner logic
  //functions, and any output files from any of the foregoing
27
  //(including device programming or simulation files), and any
28
  //associated documentation or information are expressly subject
29
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
  //applicable license agreement, including, without limitation,
33
  //that your use is for the sole purpose of programming logic
34
  //devices manufactured by Altera and sold by Altera or its
35
  //authorized distributors. Please refer to the applicable
36
   //agreement for further details.
38
39
  // synopsys translate_off
40
   `timescale 1 ps / 1 ps
41
   // synopsys translate_on
42
  module iram (
43
    address,
44
    clock,
45
    data.
46
    wren,
47
    q);
48
49
    input [7:0] address;
```

```
input
                clock;
51
      input
              [7:0]
                     data;
52
      input
                wren;
      output
               [7:0]
                      q;
54
    `ifndef ALTERA_RESERVED_QIS
55
    // synopsys translate_off
56
    `endif
57
      tri1
               clock;
    `ifndef ALTERA_RESERVED_QIS
    // synopsys translate_on
    `endif
61
62
      wire [7:0] sub_wire0;
63
      wire [7:0] q = sub_wire0[7:0];
64
65
      altsyncram altsyncram_component (
66
             .address_a (address),
67
             .clock0 (clock),
68
             .data_a (data),
69
             .wren_a (wren),
70
             .q_a (sub_wire0),
71
             .aclr0 (1'b0),
72
             .aclr1 (1'b0),
73
             .address_b (1'b1),
74
             .addressstall_a (1'b0),
75
             .addressstall_b (1'b0),
76
             .byteena_a (1'b1),
77
             .byteena_b (1'b1),
78
             .clock1 (1'b1),
79
             .clocken0 (1'b1),
80
             .clocken1 (1'b1),
81
             .clocken2 (1'b1),
             .clocken3 (1'b1),
83
             .data_b (1'b1),
84
             .eccstatus (),
85
             .q_b (),
86
             .rden_a (1'b1),
87
             .rden_b (1'b1),
             .wren_b (1'b0));
89
      defparam
90
        altsyncram_component.clock_enable_input_a = "BYPASS",
91
        altsyncram_component.clock_enable_output_a = "BYPASS",
92
        altsyncram_component.intended_device_family = "Cyclone IV E",
93
        altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
        altsyncram_component.lpm_type = "altsyncram",
95
        altsyncram_component.numwords_a = 256,
96
        altsyncram_component.operation_mode = "SINGLE_PORT",
97
        altsyncram_component.outdata_aclr_a = "NONE",
98
        altsyncram_component.outdata_reg_a = "CLOCKO",
        altsyncram_component.power_up_uninitialized = "FALSE",
100
```

```
altsyncram_component.read_during_write_mode_port_a =
101
        → "NEW_DATA_NO_NBE_READ",
       altsyncram_component.widthad_a = 8,
102
       altsyncram_component.width_a = 8,
103
       altsyncram_component.width_byteena_a = 1;
104
105
106
   endmodule
107
   // -----
109
   // CNX file retrieval info
110
   // -----
111
   // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
112
   // Retrieval info: PRIVATE: AclrAddr NUMERIC "O"
   // Retrieval info: PRIVATE: AclrByte NUMERIC "O"
114
   // Retrieval info: PRIVATE: AclrData NUMERIC "O"
   // Retrieval info: PRIVATE: AclrOutput NUMERIC "O"
116
   // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
117
   // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
   // Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
   // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
   // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
121
   // Retrieval info: PRIVATE: Clken NUMERIC "O"
   // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
123
   // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "O"
124
   // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
   // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
126
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
127
   // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
128
   // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
129
   // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
130
   // Retrieval info: PRIVATE: MIFfilename STRING ""
   // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "256"
   // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "O"
133
   // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
134
   // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
135
   // Retrieval info: PRIVATE: RegData NUMERIC "1"
136
   // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
138
   // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
139
   // Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
140
   // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "O"
141
   // Retrieval info: PRIVATE: WidthAddr NUMERIC "8"
   // Retrieval info: PRIVATE: WidthData NUMERIC "8"
   // Retrieval info: PRIVATE: rden NUMERIC "O"
   // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
145
   // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
146
   // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
   // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
   // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
   // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
```

```
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "256"
   // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
   // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
   // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
   // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
155
   // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING
156
    → "NEW_DATA_NO_NBE_READ"
   // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "8"
   // Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
   // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
159
   // Retrieval info: USED_PORT: address 0 0 8 0 INPUT NODEFVAL "address[7..0]"
160
   // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
161
   // Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
162
   // Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
   // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
164
   // Retrieval info: CONNECT: @address_a 0 0 8 0 address 0 0 8 0
   // Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
166
   // Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
167
   // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
168
   // Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
   // Retrieval info: GEN_FILE: TYPE_NORMAL iram.v TRUE
   // Retrieval info: GEN_FILE: TYPE_NORMAL iram.inc FALSE
171
   // Retrieval info: GEN_FILE: TYPE_NORMAL iram.cmp FALSE
172
173 // Retrieval info: GEN_FILE: TYPE_NORMAL iram.bsf FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL iram_inst.v FALSE
174
  // Retrieval info: GEN_FILE: TYPE_NORMAL iram_bb.v TRUE
176 // Retrieval info: LIB_FILE: altera_mf
```

# 1.7 Communication

### 1.7.1 UART: RX

```
//File name : uart_rx.v
   //This module is the UART receiver which forms serial data received form
   //computer to bytes.
   module uart_rx
     //#(parameter CLKS_PER_BIT)
7
8
      input
                     clk,
                     i_Rx_Serial,
      input
10
      output
                     o_Rx_DV,
11
      output [7:0] o_Rx_Byte
12
      );
13
14
     parameter c_CLKS_PER_BIT
15
     parameter s_IDLE
                                = 3'b000;
16
     parameter s_RX_START_BIT = 3'b001;
17
     parameter s_RX_DATA_BITS = 3'b010;
18
     parameter s_RX_STOP_BIT = 3'b011;
19
     parameter s_CLEANUP
                                = 3'b100;
20
21
                    r_Rx_Data_R = 1'b1;
     reg
22
                    r_Rx_Data
                                = 1'b1;
23
     reg
24
     reg [7:0]
                    r_Clock_Count = 0;
25
                    r_Bit_Index
                                   = 0; //8 bits total
     reg [2:0]
26
     reg [7:0]
                    r_Rx_Byte
                                    = 0;
                    r_Rx_DV
                                    = 0;
     reg
                                    = 0;
     reg [2:0]
                    r_SM_Main
29
30
     // Purpose: Double-register the incoming data.
31
     // This allows it to be used in the UART RX Clock Domain.
32
     // (It removes problems caused by metastability)
33
     //assign clk = in_Clock;
34
35
     always @(posedge clk)
36
       begin
37
          r_Rx_Data_R <= i_Rx_Serial;
38
          r_Rx_Data
                     <= r_Rx_Data_R;
39
        end
40
41
42
     // Purpose: Control RX state machine
43
     always @(posedge clk)
44
       begin
45
46
          case (r_SM_Main)
47
            s_IDLE :
48
```

```
begin
49
                 r_Rx_DV
                                 <= 1'b0;
50
                 r_Clock_Count <= 0;
                 r_Bit_Index
                                <= 0;
52
53
                 if (r_Rx_Data == 1'b0)
                                                     // Start bit detected
54
                   r_SM_Main <= s_RX_START_BIT;
55
                 else
56
                   r_SM_Main <= s_IDLE;
57
               end
59
            // Check middle of start bit to make sure it's still low
60
            s_RX_START_BIT :
61
               begin
62
                 if (r_Clock_Count == (87-1)/2)
63
                   begin
64
                     if (r_Rx_Data == 1'b0)
65
                        begin
66
                          r_Clock_Count <= 0; // reset counter, found the middle
67
                                         <= s_RX_DATA_BITS;
                          r_SM_Main
                        end
69
                     else
70
                        r_SM_Main <= s_IDLE;
71
72
                 else
73
                   begin
74
                     r_Clock_Count <= r_Clock_Count + 1;</pre>
75
                     r_SM_Main
                                    <= s_RX_START_BIT;</pre>
76
                   end
77
               end // case: s_RX_START_BIT
78
79
            // Wait CLKS_PER_BIT-1 clock cycles to sample serial data
81
            s_RX_DATA_BITS :
82
               begin
83
                 if (r_Clock_Count < 87-1)
84
                   begin
85
                     r_Clock_Count <= r_Clock_Count + 1;</pre>
                                     <= s_RX_DATA_BITS;
                     r_SM_Main
                   end
88
                 else
89
                   begin
90
                     r_Clock_Count
                                               <= 0;
91
                     r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;</pre>
93
                     // Check if we have received all bits
94
                     if (r_Bit_Index < 7)</pre>
95
                       begin
96
                          r_Bit_Index <= r_Bit_Index + 1;</pre>
                          r_SM_Main
                                      <= s_RX_DATA_BITS;
                        end
99
```

```
else
100
                         begin
101
                           r_Bit_Index <= 0;
102
                           r_SM_Main <= s_RX_STOP_BIT;
103
                         end
104
                    end
105
               end // case: s_RX_DATA_BITS
106
107
108
             // Receive Stop bit. Stop bit = 1
109
             s_RX_STOP_BIT :
110
               begin
111
                  // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
112
                  if (r_Clock_Count < 87-1)</pre>
113
                    begin
114
                      r_Clock_Count <= r_Clock_Count + 1;</pre>
115
                      r_SM_Main
                                    <= s_RX_STOP_BIT;
116
                    end
117
                  else
118
                    begin
                      r_Rx_DV
                                      <= 1'b1;
120
                      r_Clock_Count <= 0;
121
                      r_SM_Main
                                      <= s_CLEANUP;
122
                    end
123
               end // case: s_RX_STOP_BIT
124
125
126
             // Stay here 1 clock
127
             s_CLEANUP :
128
               begin
129
                  r_SM_Main <= s_IDLE;
130
                  r_Rx_DV
                            <= 1'b0;
131
               end
132
133
134
             default :
135
               r_SM_Main <= s_IDLE;
136
137
           endcase
138
         end
139
140
      assign o_Rx_DV
                        = r_Rx_DV;
141
      assign o_Rx_Byte = r_Rx_Byte;
142
143
    endmodule // uart_rx
144
145
    //Transmitter
146
147
    //
148
    //module uart_tx
150 // (
```

```
//
          input
                        i_{Clock},
151
    //
          input
                        i_Tx_DV,
152
    //
          input [7:0] i_Tx_Byte,
153
    //
          output
                        o_Tx_Active,
154
    //
          output reg o_Tx_Serial,
155
156
    //
          output
                        o_Tx_Done
    //
          );
157
    //
158
                                      = 3'b000;
    //
         parameter s_IDLE
159
         parameter s_TX_START_BIT = 3'b001;
160
         parameter s_TX_DATA_BITS = 3'b010;
161
         parameter s_TX_STOP_BIT = 3'b011;
162
         parameter s_CLEANUP
    //
                                      = 3'b100;
163
    //
164
    //
        reg [2:0]
                        r\_\mathit{SM\_Main}
                                         = 0;
165
    //
         reg [7:0]
                        r_{Clock_{Count}} = 0;
166
    //
                        r_Bit_Index
         reg [2:0]
                                         = 0:
167
    //
         reg [7:0]
                        r_Tx_Data
                                         = 0;
168
    //
         reg
                        r\_\mathit{Tx\_Done}
                                         = 0;
    //
                        r_Tx_Active
                                        = 0;
         reg
170
    //
171
    //
         always @(posedge i_Clock)
172
    //
           begin
173
    //
174
    //
              case (r_SM_Main)
    //
                s_IDLE :
176
177
    //
                  begin
    //
                     o_Tx_Serial
                                     <= 1'b1;
                                                         // Drive Line High for Idle
178
    //
                     r_{-}\mathit{Tx}_{-}\mathit{Done}
                                     <= 1'b0;
179
    //
                     r_{Clock_{Count}} \leftarrow 0;
180
    //
                     r_Bit_Index
                                     <= 0;
181
    //
182
                     if (i_Tx_DV == 1'b1)
    //
183
    //
                       begin
184
185
    //
                         r_Tx_Active \ll 1'b1;
    //
                         r_Tx_Data
                                       \langle = i_Tx_Byte;
186
    //
                                       <= s_TX_START_BIT;
                         r\_\mathit{SM\_Main}
187
    //
                       end
    //
                     else
189
    //
                       r_SM_Main <= s_IDLE;
190
    //
                  end // case: s_IDLE
191
    //
192
    //
    //
                // Send out Start Bit. Start bit = 0
194
                s_TX_START_BIT :
    //
195
    //
                  begin
196
    //
                     o_Tx_Serial <= 1'b0;
197
    //
    //
                    // Wait CLKS_PER_BIT-1 clock cycles for start bit to finish
199
    //
                     if (r\_Clock\_Count < 87-1)
200
   //
                       begin
201
```

```
//
                         r_Clock_Count <= r_Clock_Count + 1;
202
    //
                         r\_\mathit{SM\_Main}
                                         <= s_TX_START_BIT;
203
    //
                       end
204
    //
                     else
205
    //
                       begin
206
    //
                         r\_Clock\_Count <= 0;
207
    //
                         r\_\mathit{SM\_Main}
                                         <= s_TX_DATA_BITS;
208
    //
                       en.d.
209
                  end // case: s_TX_START_BIT
    //
210
    //
211
    //
212
                // Wait CLKS_PER_BIT-1 clock cycles for data bits to finish
    //
213
    //
                s_TX_DATA_BITS :
214
    //
                  begin
    //
                     o_Tx_Serial <= r_Tx_Data[r_Bit_Index];</pre>
216
    //
217
    //
                     if (r\_Clock\_Count < 87-1)
218
    //
                       begin
219
    //
                         r\_Clock\_Count \le r\_Clock\_Count + 1;
                                         <= s_TX_DATA_BITS;
    //
                         r\_\mathit{SM\_Main}
221
    //
                       end
222
    //
                     else
223
    //
                       begin
224
    //
                         r\_Clock\_Count <= 0;
225
    //
226
    //
                         // Check if we have sent out all bits
227
    //
                         if (r_Bit_Index < 7)
228
    //
                            begin
229
    //
                              r_Bit_Index \ll r_Bit_Index + 1;
230
    //
231
                              r\_\mathit{SM\_Main}
                                           <= s_TX_DATA_BITS;
    //
                            end
232
    //
                         else
233
    //
                            begin
234
    //
                              r_Bit_Index <= 0;
235
236
    //
                              r\_\mathit{SM\_Main}
                                          <= s_TX_STOP_BIT;
    //
237
    //
                       end
238
    //
                  end // case: s_TX_DATA_BITS
    //
240
    //
241
    //
                // Send out Stop bit. Stop bit = 1
242
    //
                s_TX_STOP_BIT :
243
    //
                  begin
244
    //
                     o_Tx_Serial <= 1'b1;
^{245}
    //
246
   //
                    // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
247
    //
                     if (r\_Clock\_Count < 87-1)
248
   //
249
    //
                         r_Clock_Count <= r_Clock_Count + 1;
250
   //
                         r\_\mathit{SM\_Main}
                                         <= s_TX_STOP_BIT;
251
252 //
                       end
```

```
//
                   else
    //
                      begin
254
    //
                        r\_\mathit{Tx\_Done}
                                    <= 1'b1;
255
256
    //
                        r_Clock_Count <= 0;
                                       <= s_CLEANUP;
   //
                        r\_\mathit{SM\_Main}
257
    //
258
                        r\_Tx\_Active
                                       <= 1'b0;
    //
259
    //
                 end // case: s_Tx_STOP_BIT
260
    //
261
    //
262
    //
               // Stay here 1 clock
263
    //
               s_CLEANUP :
264
    //
                 begin
265
    //
                   r_Tx_Done <= 1'b1;
266
    //
                   r_SM_Main <= s_IDLE;
267
    //
                 end
268
   //
269
    //
270
   //
               default:
272 //
                 r_SM_Main <= s_IDLE;
273 //
274 //
             endcase
    //
275
           end
276
   //
    //
        assign\ o\_Tx\_Active = r\_Tx\_Active;
         assign\ o\_Tx\_Done = r\_Tx\_Done;
279 //
280 //endmodule
```

#### 1.7.2 UART: TX

```
//File name : uart_tx.v
   //This module is the UART tranmitter which transmit a byte to
   //the computer serially.
   module uart_tx
5
      (
6
       input
                    i_Clock,
       input
                    i_Tx_DV,
       input [7:0] i_Tx_Byte,
9
       output
                    o_Tx_Active,
10
       output reg o_Tx_Serial,
11
       output
                    o_Tx_Done
12
       );
13
                                 = 3'b000;
15
     parameter s_IDLE
     parameter s_TX_START_BIT = 3'b001;
16
     parameter s_TX_DATA_BITS = 3'b010;
17
     parameter s_TX_STOP_BIT = 3'b011;
18
                                 = 3'b100;
     parameter s_CLEANUP
19
     parameter s_CLEANUP2
                                 = 3'b101;
20
     parameter s_CLEANUP3
                                 = 3'b110;
21
     parameter s_TX_START_BIT_0=3'b111;
22
     parameter CLKS_PER_BIT
                                 = 87;
23
24
                                   = 0:
25
     reg [2:0]
                    r_SM_Main
     reg [7:0]
                    r_Clock_Count = 0;
     reg [2:0]
                    r_Bit_Index
                                   = 0;
27
     reg [7:0]
                    r_Tx_Data
                                   = 0;
28
                    r_Tx_Done
                                   = 0;
     reg
29
                    r_Tx_Active
                                   = 0;
     reg
30
31
     always @(posedge i_Clock)
32
        begin
33
34
          case (r_SM_Main)
35
            s_IDLE :
36
              begin
37
                                                   // Drive Line High for Idle
                                <= 1'b1;
                o_Tx_Serial
38
                                <= 1'b0;
                r_Tx_Done
39
                r_Clock_Count <= 0;
40
                r_Bit_Index
41
42
                 if (i_Tx_DV == 1'b1)
43
                   begin
44
                     r_Tx_Active <= 1'b1;
45
                     r_SM_Main
                                <= s_TX_START_BIT_0;</pre>
46
                   end
47
                 else
48
                   r_SM_Main <= s_IDLE;
49
              end // case: s_IDLE
50
```

```
51
52
             // Send out Start Bit. Start bit = 0
           s_TX_START_BIT_0:
54
             begin
55
                      r_Tx_Data
                                   <= i_Tx_Byte;
56
                                   <= s_TX_START_BIT;</pre>
                      r_SM_Main
57
            end
             s_TX_START_BIT :
59
               begin
                 o_Tx_Serial <= 1'b0;</pre>
61
62
                  // Wait CLKS_PER_BIT-1 clock cycles for start bit to finish
63
                 if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
64
                    begin
                      r_Clock_Count <= r_Clock_Count + 1;
66
                                     <= s_TX_START_BIT;
                      r_SM_Main
67
                    end
68
                 else
69
                    begin
70
                      r_Clock_Count <= 0;
71
                      r_SM_Main
                                     <= s_TX_DATA_BITS;
72
                    end
73
               end // case: s_TX_START_BIT
74
75
76
             // Wait CLKS_PER_BIT-1 clock cycles for data bits to finish
77
             s_TX_DATA_BITS :
78
               begin
79
                  o_Tx_Serial <= r_Tx_Data[r_Bit_Index];</pre>
80
81
                  if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
                    begin
83
                      r_Clock_Count <= r_Clock_Count + 1;
84
                      r_SM_Main
                                      <= s_TX_DATA_BITS;</pre>
85
                    end
86
                  else
87
                    begin
                      r_Clock_Count <= 0;
90
                      // Check if we have sent out all bits
91
                      if (r_Bit_Index < 7)</pre>
92
                        begin
93
                           r_Bit_Index <= r_Bit_Index + 1;
                           r_SM_Main
                                      <= s_TX_DATA_BITS;
95
                        end
96
                      else
97
                        begin
98
                           r_Bit_Index <= 0;
                          r_SM_Main
                                      <= s_TX_STOP_BIT;
100
                        end
101
```

```
end
102
                end // case: s_TX_DATA_BITS
103
104
105
             // Send out Stop bit. Stop bit = 1
106
             s_TX_STOP_BIT :
107
                begin
108
                  o_Tx_Serial <= 1'b1;</pre>
109
110
                  // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
111
                  if (r_Clock_Count < CLKS_PER_BIT-1)</pre>
112
                    begin
113
                      r_Clock_Count <= r_Clock_Count + 1;</pre>
114
                      r_SM_Main
                                      <= s_TX_STOP_BIT;
115
                    end
116
                  else
117
                    begin
118
                      r_Tx_Done
                                       <= 1'b1;
119
                      r_Clock_Count <= 0;
120
                                       <= s_CLEANUP;
                      r_SM_Main
121
                      r_Tx_Active
                                      <= 1'b0;
122
                    end
123
                end // case: s_Tx_STOP_BIT
124
125
126
             // Stay here 1 clock
127
             s_CLEANUP :
128
                begin
129
                  r_Tx_Done <= 1'b0; //this tick is only high for one clock cycle
130
                  r_SM_Main <= s_CLEANUP2;
131
                end
132
             s_CLEANUP2 :
134
                begin
135
                  r_SM_Main <= s_CLEANUP3;
136
                end
137
138
             s_CLEANUP3 :
139
                begin
140
                  r_SM_Main <= s_IDLE;
141
                end
142
143
             default :
144
                r_SM_Main <= s_IDLE;
145
146
           endcase
147
         end
148
149
       assign o_Tx_Active = r_Tx_Active;
      assign o_Tx_Done = r_Tx_Done;
151
152
```

153 endmodule

#### 1.7.3 TX Controller

```
//File name : Tx_modifier.v
   //This module modifies the signals between UART transmitter and data_retreiver
   \rightarrow module
   //inorder to crop the image/data sent back to the computer.
   module Tx_modifier(
5
6
             Tx_tick_retreiver,
             wen_retreiver,
             Tx_tick_Tx,
             wen_Tx,
9
             end_address,
10
             address);
11
12
14
   input
                wen_retreiver;
   input
                Tx_tick_Tx;
15
   input [17:0] address;
16
   input [17:0] end_address;
17
18
   output wen_Tx;
   output Tx_tick_retreiver;
20
21
22
   reg mux_out=0;
23
24
   //hijack transmit signals when needed
26
   two_way_mux for_wen(
27
     .data0(wen_retreiver),
28
     .data1(0),
29
     .sel(mux_out),
30
     .result(wen_Tx));
31
32
   two_way_mux for_tx_tick(
33
     .data0(Tx_tick_Tx),
34
     .data1(1),
35
     .sel(mux_out),
     .result(Tx_tick_retreiver));
38
39
   always @ (address)
40
      begin
41
        if((address[17:9] <= end_address[17:9]) & (address[8:0]</pre>
         → maintain normal transmition
        else mux_out<=1; //if address is out of range hijack the 2 wires
43
         \rightarrow connecting Tx and retreiver
      end
44
45
   endmodule
46
```

#### 1.7.4 Data Retriever

```
//File name : Data_retreiver.v
   //This module used to transmit the processed data one by one to the UART
    \hookrightarrow transmitter.
   module Data_retriever(clk,addr,wen_Tx,fin,start,Tx_tick_from_tx,end_add);
4
5
6
                  clk,Tx_tick_from_tx,start;
   input [17:0] end_add;
   output reg [17:0] addr=18'b0;
9
   output
                        wen_Tx;
10
   output reg
                        fin=0;
11
12
               wen=0;
   reg
13
   reg [1:0] STATE=2'b00;
14
               a=1;
   reg
15
   reg
               b=1:
16
   wire
              Tx_tick;
17
18
   parameter IDLE=2'b0;
   parameter TRANSMITTING=2'b01;
20
   parameter DONE=2'b10;
21
22
23
   Tx_modifier Tx_modifier(
24
               .Tx_tick_retreiver(Tx_tick),
25
               .wen_retreiver(wen),
26
               .Tx_tick_Tx(Tx_tick_from_tx),
27
               .wen_Tx(wen_Tx),
28
               .end_address(end_add), //change this inorder to SEND different sizes
29
                                 .put "end_add"/18'b11111111111111111 in brackets
               \hookrightarrow of images
               .address(addr)
30
               );
31
32
33
34
   always @(posedge clk)
35
     case(STATE)
36
       IDLE:
37
        begin
38
          addr<=18'b0;
39
          if (start)
40
            begin
41
               fin <= 0;
42
               STATE<=TRANSMITTING;
43
            end
44
        end
45
       TRANSMITTING:
46
        begin
47
          wen \le 1;
48
```

```
if (addr==18'd262143 )
49
             begin
50
               STATE<=DONE;
             end
52
          else if(Tx_tick==1)
53
             begin
54
               addr<=addr+1;
55
             end
        end
       DONE:
          if(Tx_tick==1)
59
             begin
60
               STATE<=IDLE;
61
               fin<=1;
62
               wen<=0;
63
             end
64
       default: STATE<=IDLE;</pre>
65
     endcase
66
67
   endmodule
```

#### 1.7.5 Data Writer

```
//File name : Data_writer.v
   //This module used to store incoming data from UART receiver onto IRAM/DRAM.
   module Data_writer(clk,Rx_tick,Din,Wen,Addr,Dout,fin,memory_size);
   input
                  Rx_tick,clk;
6
   input [7:0]
                  Din;
   input [17:0] memory_size;
   output reg [17:0] Addr=18'b0;
10
   output reg [7:0]
                       Dout;
11
   output reg
                        Wen=1'b0;
12
                        fin=0;
   output reg
13
               flag = 0;
15
   reg [1:0] STATE=2'b0;
16
17
   parameter IDLE=2'b0;
18
   parameter STORING1=2'b01;
19
   parameter STORING2=2'b10;
   parameter DONE=2'b11;
^{21}
22
   always @(posedge clk)
23
   begin
24
      case(STATE)
25
        IDLE:
          if(Rx_tick==1)
27
            begin
28
               fin<=0;
29
               Wen \le 1;
30
               Dout <= Din;
31
               STATE<=STORING2;
32
            end
33
        STORING1:
34
          if(Rx_tick==1)
35
            begin
36
               Wen \le 1;
37
               Dout <= Din;
               Addr<=Addr+1;
39
               STATE<=STORING2;
40
            end
41
        STORING2:
42
          begin
            Wen<=0;
44
            if(Addr==memory_size) STATE<=DONE;</pre>
45
            else
                                     STATE<=STORING1;
46
          end
47
        DONE:
48
          begin
49
          Addr<=0;
50
```

```
fin<=1;
51
            Wen<=0;
52
            STATE<=IDLE;
53
            \quad \text{end} \quad
54
         default:STATE<=IDLE;</pre>
55
       endcase
56
57
    end
58
59
   endmodule
60
```

# 1.8 Other Modules

# 1.8.1 Binary to BCD Converter

```
//File name : bi2bcd.v
   //This module is used to decode 8 bit binary number inorder to feed to
   //3 seven segment display units.
   module bi2bcd(din,dout2,dout1,dout0);
   input [7:0] din;
   output [6:0] dout0;
   output [6:0] dout1;
10
   output [6:0] dout2;
12
   reg [3:0] counter=3'b0;
13
   reg [19:0] shifter=20'd0;
14
15
   decoder d0(.din(shifter[11:8]),.dout(dout0));
16
   decoder d1(.din(shifter[15:12]),.dout(dout1));
   decoder d2(.din(shifter[19:16]),.dout(dout2));
18
19
   always @(din)
20
   begin
21
     shifter[7:0]=din;
22
     shifter[19:8]=12'b0;
23
     for (counter=4'd0;counter<4'd8;counter=counter+1) begin
24
        if(shifter[11:8]>4'd4)
25
          begin
26
            shifter[11:8]=shifter[11:8]+4'd3;
          end
        if(shifter[15:12]>4'd4)
          begin
30
            shifter[15:12]=shifter[15:12]+4'd3;
31
          end
32
        if(shifter[19:16]>4'd4)
33
          begin
            shifter[19:16] = shifter[19:16] + 4' d3;
35
36
        shifter=shifter<<1;</pre>
37
     end
38
   end
39
40
41
42
   endmodule
43
```

#### 1.8.2 Clock Control

```
//File name : clock_control.v
   //This module drives the project with different clocks of choice.
3
   module clock_control(
4
              in_clock, //50MHz
5
              sel,
6
              mode,
              manual,
              out_clock //10MHz,1Hz,Manual,25MHz
   );
10
11
   input
                 in_clock;
12
   input
                manual;
13
   input [1:0] mode, sel;
14
15
   output
                 out_clock;
16
17
          [1:0] select=2'd0;
   reg
18
19
   wire _1MHz,_10MHz,_25MHz;
20
21
   parameter _10mhz=2'b00;
22
   parameter _1hz=2'b01;
23
   parameter _manual=2'b10;
24
   parameter _25mhz=2'b11;
25
   //Selects the needed clock to give out
27
28
   four_way_mux four_way_mux(
29
           .data0(_10MHz),
30
          .data1(_1Hz),
31
          .data2(manual),
32
          .data3(_25MHz),
33
          .sel(select),
34
          .result(out_clock));
35
36
   //Convert 10MHz clock to 1Hz clock
37
   clock_divider _10MHz_to_1Hz(
39
          .inclk(_10MHz),
40
          .ena(1),
41
          .clk(_1Hz));
42
   //Convert 50MHz clock to 10MHz clock
44
45
   pll _50MHz_to_10MHz(
46
      .inclk0(in_clock),
47
      .c0(_10MHz));
48
   //Convert 50MHz clock to 25MHz clock
```

```
51
   pll_25mhz _50MHz_to_25MHz(
52
      .inclk0(in_clock),
      .c0(_25MHz));
54
55
   always @(in_clock)
56
     begin
57
         if(mode==2'b10) //processor mode
58
               begin
59
                case (sel)
                    _10mhz : select<=2'b00;
61
                    _1hz
                          : select<=2'b01;
62
                    _manual: select<=2'b10;</pre>
63
                    _25mhz : select<=2'b11;
64
                    default: select<=2'b00;</pre>
65
                endcase
66
             end
67
           else select<=2'd0; //any other mode use 10MHz clock
68
      end
69
   endmodule
71
```

### 1.8.3 Clock Divider

```
//File name : clock_divider.v
   //This module is used to convert a 10MHz clock to give out a 1Hz clock pulse.
   /\!/ Instantiated\ inside\ the\ clock\_control\ module.
   module clock_divider(inclk,ena,clk);
6
     parameter maxcount=23'd5000000;// input 10MHz clock and output 1Hz clk
     input inclk;
9
     input ena;
10
     output reg clk=1;
11
12
     reg [22:0] count=23'd0;
13
     always @ (posedge inclk )
15
       begin
16
        if (ena)
17
          begin
18
            if (count==maxcount)
19
              begin
20
              clk=~clk;
21
              count=23'd0;
22
              end
23
            else
24
              begin
25
              count=count+1;
              end
27
          end
28
        else
29
          begin
30
          clk=0;
31
          end
32
        end
33
34
   endmodule
35
```

### 1.8.4 Debouncer

```
//File name : debouner.v
   //This module is used to debounce the push buttons in the FPGA board.
   module debouncer(button_in,clk,button_out);
4
   input clk,button_in;
   output reg button_out=1;
   reg [3:0] counter=4'd0;
10
   always @(posedge clk)
11
   begin
12
      if (button_in==0)
13
        begin
14
          counter<=counter+1;</pre>
15
          if (counter==4'b1111) button_out<=0;</pre>
16
        end
17
      else
18
        begin
19
          counter<=4'd0;</pre>
20
          button_out<=1;</pre>
^{21}
        end
22
   end
23
24
   endmodule
```

### 1.8.5 Decoder

```
//File name : decoder.v
   //This module is used to decode a 4 bit pattern to display
   //a digit on a single seven segment display.
   //Instantiated in the bi2bcd module.
   module decoder(din,dout);
6
   input [3:0] din;
   output reg [6:0] dout;
9
10
11
12
   always @(din)
13
   case(din)
     4'd0:dout<=7'b1000000;
15
     4'd1:dout<=7'b1111001;
16
     4'd2:dout<=7'b0100100;
17
     4'd3:dout<=7'b0110000;
18
     4'd4:dout<=7'b0011001;
19
     4'd5:dout<=7'b0010010;
     4'd6:dout<=7'b0000010;
21
     4'd7:dout<=7'b1111000;
22
     4'd8:dout<=7'b0000000;
23
     4'd9:dout<=7'b0011000;
24
   endcase
25
   endmodule
27
```

## 1.8.6 Four Way Mux

```
//File name : four_way_mux.v
   //This module is instantiated in the clock controll module
   //inorder to multiplex from 4 available clocks.
   // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
   // VERSION: WM1.0
   // MODULE: LPM_MUX
   10
  // File Name: four_way_mux.v
11
  // Megafunction Name(s):
12
  //
          LPM\_MUX
13
  //
  // Simulation Library Files(s):
15
           lpm
16
   // -----
17
   // ***********************************
18
   // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20
   // 15.0.0 Build 145 04/22/2015 SJ Full Version
21
   22
23
24
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
   //Your use of Altera Corporation's design tools, logic functions
   //and other software and tools, and its AMPP partner logic
27
   //functions, and any output files from any of the foregoing
28
   //(including device programming or simulation files), and any
29
  //associated documentation or information are expressly subject
   //to the terms and conditions of the Altera Program License
   //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
33
   //applicable license agreement, including, without limitation,
34
  //that your use is for the sole purpose of programming logic
35
   //devices manufactured by Altera and sold by Altera or its
36
   //authorized distributors. Please refer to the applicable
   //agreement for further details.
38
39
40
   // synopsys translate_off
41
   `timescale 1 ps / 1 ps
42
   // synopsys translate_on
   module four_way_mux (
44
    data0.
45
    data1.
46
    data2,
47
    data3,
    sel,
49
    result);
50
```

```
51
     input
              data0;
52
     input
              data1;
     input
              data2:
54
     input
              data3;
55
     input
            [1:0] sel;
56
     output
               result;
57
     wire [0:0] sub_wire5;
     wire sub_wire4 = data3;
60
     wire
          sub_wire3 = data2;
61
     wire sub_wire2 = data1;
62
     wire sub_wire0 = data0;
63
     wire [3:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
     wire [0:0] sub_wire6 = sub_wire5[0:0];
     wire result = sub_wire6;
66
67
     lpm_mux LPM_MUX_component (
68
           .data (sub_wire1),
69
           .sel (sel),
           .result (sub_wire5)
71
           // synopsys translate_off
72
73
           .aclr (),
74
           .clken ().
75
           .clock ()
           // synopsys translate_on
77
           );
78
     defparam
79
       LPM_MUX_component.lpm_size = 4,
80
       LPM_MUX_component.lpm_type = "LPM_MUX",
81
       LPM_MUX_component.lpm_width = 1,
       LPM_MUX_component.lpm_widths = 2;
83
84
85
   endmodule
86
   // -----
   // CNX file retrieval info
   // -----
90
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
91
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
92
   // Retrieval info: PRIVATE: new_diagram STRING "1"
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
95
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
96
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"
97
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
   // Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
   // Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
   // Retrieval info: USED_PORT: data2 0 0 0 0 INPUT NODEFVAL "data2"
101
```

```
// Retrieval info: USED_PORT: data3 0 0 0 0 INPUT NODEFVAL "data3"
103 // Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
   // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
   // Retrieval info: CONNECT: @data 0 0 1 0 data0 0 0 0
   // Retrieval info: CONNECT: @data 0 0 1 1 data1 0 0 0 0
106
   // Retrieval info: CONNECT: @data 0 0 1 2 data2 0 0 0 0
107
108 // Retrieval info: CONNECT: @data 0 0 1 3 data3 0 0 0 0
   // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
110 // Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0
111 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.v TRUE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.inc FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.cmp FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.bsf FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux_inst.v FALSE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux_bb.v TRUE
117 // Retrieval info: LIB_FILE: lpm
```

### 1.8.7 Key Splitter

```
//File name : key_split.v
   //This module is used to split the signal of a push button to do different
    \hookrightarrow channels
   //in different modes of operations.
   module key_split(in,Tx_out,p_out,i_d_out,enable,selector);
6
   input in;
   input enable;
   input [1:0] selector;
   output reg Tx_out=1,p_out=1,i_d_out=1;
10
11
              DIRECT_TO_IDLE =2'b00;
   parameter
12
               DIRECT_TO_Rx
                                =2'b01;
   parameter
13
               DIRECT_TO_P
                                =2'b10;
14
   parameter
               DIRECT_TO_Tx
                                =2'b11;
   parameter
15
16
   always @(in,selector,enable)
17
      if (enable==1)
18
        begin
19
          case(selector)
20
            DIRECT_TO_IDLE:
21
               begin
22
                 Tx_out <= 1;
23
                 p_out
                         <= 1;
24
                 i_d_out <= in;
               end
26
            DIRECT_TO_Rx:
27
               begin
28
                 Tx_out <= 1;
29
                          <= 1;
                 p_out
30
                 i_d_out <= in;</pre>
31
               end
32
            DIRECT_TO_P:
33
               begin
34
                 Tx_out <= 1;
35
                 p_out
                        <= in;
36
                 i_d_out <= 1;
               end
38
            DIRECT_TO_Tx:
39
               begin
40
                 Tx_out <= in;</pre>
41
                 p_out
                          <= 1;
42
                 i_d_out <= 1;
43
               end
44
            default:
45
               begin
46
                 Tx_out <= 1;
47
                 p_out
                          <= 1;
48
                 i_d_out <= 1;
49
```

```
50 end
51 endcase
52 end
53 else
54 begin
55 Tx_out <= 1;
56 p_out <= 1;
57 i_d_out <= 1;
58 end
59 endmodule
```

#### 1.8.8 PLL for Clock Control

```
//File name : pll.v
  //This module is used to convert a 50MHz clock to 10MHz clock.
  //instantiated in the clock control module.
  // megafunction wizard: %ALTPLL%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: altpll
  // -----
10
  // File Name: pll.v
11
  // Megafunction Name(s):
12
  //
           altpll
13
  //
  // Simulation Library Files(s):
15
         altera_mf
16
  17
  18
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
19
20
  // 17.1.0 Build 590 10/25/2017 SJ Lite Edition
21
   // ***********************
22
23
24
  //Copyright (C) 2017 Intel Corporation. All rights reserved.
  //Your use of Intel Corporation's design tools, logic functions
  //and other software and tools, and its AMPP partner logic
27
  //functions, and any output files from any of the foregoing
28
  //(including device programming or simulation files), and any
29
  //associated documentation or information are expressly subject
  //to the terms and conditions of the Intel Program License
  //Subscription Agreement, the Intel Quartus Prime License Agreement,
  //the Intel FPGA IP License Agreement, or other applicable license
33
  //agreement, including, without limitation, that your use is for
34
  //the sole purpose of programming logic devices manufactured by
35
  //Intel and sold by Intel or its authorized distributors.
36
  //refer to the applicable agreement for further details.
37
38
39
  // synopsys translate_off
40
   `timescale 1 ps / 1 ps
41
   // synopsys translate_on
42
  module pll (
43
    areset,
44
    inclk0,
45
    c0):
46
47
     input
             areset;
48
    input
             inclk0;
49
    output
             c0;
50
```

```
`ifndef ALTERA_RESERVED_QIS
51
    // synopsys translate_off
52
    `endif
      tri0
               areset;
54
    `ifndef ALTERA_RESERVED_QIS
55
    // synopsys translate_on
56
    `endif
57
      wire [0:0] sub_wire2 = 1'h0;
      wire [4:0] sub_wire3;
      wire sub_wire0 = inclk0;
61
      wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
62
      wire [0:0] sub_wire4 = sub_wire3[0:0];
63
      wire c0 = sub_wire4;
      altpll altpll_component (
66
             .areset (areset),
67
             .inclk (sub_wire1),
68
             .clk (sub_wire3),
69
             .activeclock (),
             .clkbad (),
71
             .clkena (\{6\{1'b1\}\}),
72
             .clkloss (),
73
             .clkswitch (1'b0),
74
             .configupdate (1'b0),
75
             .enable0 (),
76
             .enable1 (),
             .extclk (),
78
             .extclkena (\{4\{1'b1\}\}),
79
             .fbin (1'b1),
80
             .fbmimicbidir (),
81
             .fbout (),
             .fref (),
83
             .icdrclk (),
84
             .locked (),
85
             .pfdena (1'b1),
86
             .phasecounterselect ({4{1'b1}}),
87
             .phasedone (),
             .phasestep (1'b1),
             .phaseupdown (1'b1),
90
             .pllena (1'b1),
91
             .scanaclr (1'b0),
92
             .scanclk (1'b0),
93
             .scanclkena (1'b1),
             .scandata (1'b0),
95
             .scandataout (),
96
             .scandone (),
97
             .scanread (1'b0),
98
             .scanwrite (1'b0),
             .sclkout0 (),
100
             .sclkout1 (),
101
```

```
.vcooverrange (),
102
             .vcounderrange ());
103
      defparam
104
        altpll_component.bandwidth_type = "AUTO",
105
        altpll_component.clk0_divide_by = 5,
106
        altpll_component.clk0_duty_cycle = 50,
107
        altpll_component.clk0_multiply_by = 1,
108
        altpll_component.clk0_phase_shift = "0",
109
        altpll_component.compensate_clock = "CLKO",
110
        altpll_component.inclk0_input_frequency = 20000,
111
        altpll_component.intended_device_family = "Cyclone IV E",
112
        altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll",
113
        altpll_component.lpm_type = "altpll",
114
        altpll_component.operation_mode = "NORMAL",
115
        altpll_component.pll_type = "AUTO",
116
        altpll_component.port_activeclock = "PORT_UNUSED",
117
        altpll_component.port_areset = "PORT_USED",
118
        altpll_component.port_clkbad0 = "PORT_UNUSED",
119
        altpll_component.port_clkbad1 = "PORT_UNUSED",
120
        altpll_component.port_clkloss = "PORT_UNUSED",
        altpll_component.port_clkswitch = "PORT_UNUSED",
122
        altpll_component.port_configupdate = "PORT_UNUSED",
123
        altpll_component.port_fbin = "PORT_UNUSED",
124
        altpll_component.port_inclk0 = "PORT_USED",
125
        altpll_component.port_inclk1 = "PORT_UNUSED"
126
        altpll_component.port_locked = "PORT_UNUSED",
127
        altpll_component.port_pfdena = "PORT_UNUSED",
128
        altpll_component.port_phasecounterselect = "PORT_UNUSED",
129
        altpll_component.port_phasedone = "PORT_UNUSED",
130
        altpll_component.port_phasestep = "PORT_UNUSED"
131
        altpll_component.port_phaseupdown = "PORT_UNUSED",
132
        altpll_component.port_pllena = "PORT_UNUSED",
        altpll_component.port_scanaclr = "PORT_UNUSED",
134
        altpll_component.port_scanclk = "PORT_UNUSED",
135
        altpll_component.port_scanclkena = "PORT_UNUSED",
136
        altpll_component.port_scandata = "PORT_UNUSED",
137
        altpll_component.port_scandataout = "PORT_UNUSED",
138
        altpll_component.port_scandone = "PORT_UNUSED",
139
        altpll_component.port_scanread = "PORT_UNUSED",
140
        altpll_component.port_scanwrite = "PORT_UNUSED",
141
        altpll_component.port_clk0 = "PORT_USED",
142
        altpll_component.port_clk1 = "PORT_UNUSED"
143
        altpll_component.port_clk2 = "PORT_UNUSED",
144
        altpll_component.port_clk3 = "PORT_UNUSED",
        altpll_component.port_clk4 = "PORT_UNUSED",
146
        altpll_component.port_clk5 = "PORT_UNUSED",
147
        altpll_component.port_clkena0 = "PORT_UNUSED",
148
        altpll_component.port_clkena1 = "PORT_UNUSED",
149
        altpll_component.port_clkena2 = "PORT_UNUSED",
        altpll_component.port_clkena3 = "PORT_UNUSED",
151
        altpll_component.port_clkena4 = "PORT_UNUSED",
152
```

```
altpll_component.port_clkena5 = "PORT_UNUSED",
153
        altpll_component.port_extclk0 = "PORT_UNUSED",
154
        altpll_component.port_extclk1 = "PORT_UNUSED",
        altpll_component.port_extclk2 = "PORT_UNUSED",
156
        altpll_component.port_extclk3 = "PORT_UNUSED",
157
        altpll_component.width_clock = 5;
158
159
    endmodule
161
162
    // -----
163
    // CNX file retrieval info
164
    // -----
165
    // Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "O"
    // Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
167
    // Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
168
   // Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
169
    // Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
170
   // Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
171
   // Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "O"
   // Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "O"
   // Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "O"
174
    // Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "O"
175
   // Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "O"
176
   // Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "O"
   // Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "O"
   // Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
179
   // Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0"
180
   // Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
181
   // Retrieval info: PRIVATE: DIV_FACTORO NUMERIC "5"
182
   // Retrieval info: PRIVATE: DUTY_CYCLEO STRING "50.00000000"
183
   // Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUEO STRING "10.000000"
   // Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "O"
185
   // Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "O"
186
   // Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
187
   // Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "O"
188
   // Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "O"
189
   // Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
   // Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
191
    // Retrieval info: PRIVATE: INCLKO_FREQ_EDIT STRING "50.000"
192
   // Retrieval info: PRIVATE: INCLKO_FREQ_UNIT_COMBO STRING "MHz"
193
    // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
194
   // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
   // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
   // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
197
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
198
   // Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
199
   // Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "O"
200
   // Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
   // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
   // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "O"
```

```
// Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNITO STRING "deq"
204
    // Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
205
    // Retrieval info: PRIVATE: MIRROR_CLKO STRING "O"
    // Retrieval info: PRIVATE: MULT_FACTORO NUMERIC "1"
207
    // Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
208
    // Retrieval info: PRIVATE: OUTPUT_FREQO STRING "100.00000000"
209
    // Retrieval info: PRIVATE: OUTPUT_FREQ_MODEO STRING "O"
210
    // Retrieval info: PRIVATE: OUTPUT_FREQ_UNITO STRING "MHz"
    // Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1"
    // Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "O"
213
    // Retrieval info: PRIVATE: PHASE_SHIFTO STRING "0.00000000"
214
    // Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "O"
215
    // Retrieval info: PRIVATE: PHASE_SHIFT_UNITO STRING "deg"
216
    // Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "O"
    // Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1"
    // Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
219
    // Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "O"
220
    // Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "O"
221
    // Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "O"
222
    // Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "O"
    // Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "O"
224
    // Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "O"
225
    // Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
226
    // Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif"
227
    // Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "O"
228
    // Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1"
    // Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "O"
230
    // Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "O"
231
    // Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "O"
232
    // Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
233
    // Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
234
    // Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
    // Retrieval info: PRIVATE: SPREAD_USE STRING "O"
236
    // Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "O"
237
    // Retrieval info: PRIVATE: STICKY_CLKO STRING "1"
238
    // Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
239
    // Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
240
    // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
    // Retrieval info: PRIVATE: USE_CLKO STRING "1"
242
    // Retrieval info: PRIVATE: USE_CLKENAO STRING "O"
243
    // Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "O"
244
    // Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "O"
245
    // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
246
    // Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
    // Retrieval info: CONSTANT: CLKO_DIVIDE_BY NUMERIC "5"
248
   // Retrieval info: CONSTANT: CLKO_DUTY_CYCLE NUMERIC "50"
249
    // Retrieval info: CONSTANT: CLKO_MULTIPLY_BY NUMERIC "1"
250
   // Retrieval info: CONSTANT: CLKO_PHASE_SHIFT STRING "O"
251
   // Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLKO"
   // Retrieval info: CONSTANT: INCLKO_INPUT_FREQUENCY NUMERIC "20000"
   // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
```

```
// Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
255
    // Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
256
    // Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"
    // Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
258
    // Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED"
259
    // Retrieval info: CONSTANT: PORT_CLKBADO STRING "PORT_UNUSED"
260
    // Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
261
    // Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
264
    // Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
265
    // Retrieval info: CONSTANT: PORT_INCLKO STRING "PORT_USED"
266
    // Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
267
    // Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
269
    // Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
270
    // Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
271
    // Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
272
    // Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
273
    // Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
275
    // Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
276
    // Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
277
    // Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
278
    // Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
281
    // Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
282
    // Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
283
    // Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
284
    // Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
285
    // Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
287
    // Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
288
    // Retrieval info: CONSTANT: PORT_clkenaO STRING "PORT_UNUSED"
289
    // Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
290
    // Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
291
    // Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
293
    // Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
294
    // Retrieval info: CONSTANT: PORT_extclkO STRING "PORT_UNUSED"
295
    // Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
296
    // Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
297
    // Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5"
    // Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]"
300
    // Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset"
301
    // Retrieval info: USED_PORT: c0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
302
    // Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
    // Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
    // Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0
```

```
// Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
// Retrieval info: CONNECT: c0 0 0 0 @clk 0 0 1 0
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll.inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v FALSE
// Retrieval info: CEN_FILE: altera_mf
// Retrieval info: CBX_MODULE_PREFIX: ON
```

#### 1.8.9 25 MHz PLL

```
//File name : pll_25mhz.v
  //This module is used to convert a 50MHz clock pulse to a 25MHz clock pulse.
  //Instantiated in the clock controller module.
  // megafunction wizard: %ALTPLL%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: altpll
  // -----
10
  // File Name: pll_25mhz.v
11
  // Megafunction Name(s):
12
  //
           altpll
13
  //
  // Simulation Library Files(s):
15
           altera_mf
16
   // -----
17
  18
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
21
   // ***********************
22
23
24
  //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
  //Your use of Altera Corporation's design tools, logic functions
   //and other software and tools, and its AMPP partner logic
27
  //functions, and any output files from any of the foregoing
28
  //(including device programming or simulation files), and any
29
  //associated documentation or information are expressly subject
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
33
   //applicable license agreement, including, without limitation,
34
  //that your use is for the sole purpose of programming logic
35
  //devices manufactured by Altera and sold by Altera or its
36
   //authorized distributors. Please refer to the applicable
   //agreement for further details.
38
39
40
   // synopsys translate_off
41
   `timescale 1 ps / 1 ps
42
   // synopsys translate_on
  module pll_25mhz (
44
    areset,
45
     inclk0.
46
     c0,
47
     locked);
48
49
     input
             areset;
50
```

```
input
                inclk0;
51
      output
                 c0;
52
                 locked;
      output
    `ifndef ALTERA_RESERVED_QIS
    // synopsys translate_off
55
    `endif
56
      tri0
               areset;
57
    `ifndef ALTERA_RESERVED_QIS
    // synopsys translate_on
    `endif
60
61
      wire [0:0] sub_wire2 = 1'h0;
62
      wire [4:0] sub_wire3;
63
      wire
             sub_wire5;
            sub_wire0 = inclk0;
      wire
      wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
66
      wire [0:0] sub_wire4 = sub_wire3[0:0];
67
            c0 = sub\_wire4;
68
      wire
            locked = sub_wire5;
69
      altpll altpll_component (
71
             .areset (areset),
72
             .inclk (sub_wire1),
73
             .clk (sub_wire3),
74
             .locked (sub_wire5),
75
             .activeclock (),
76
             .clkbad (),
             .clkena (\{6\{1'b1\}\}),
78
             .clkloss (),
79
             .clkswitch (1'b0),
80
             .configupdate (1'b0),
81
             .enable0 (),
             .enable1 (),
83
             .extclk (),
84
             .extclkena ({4{1'b1}}),
85
             .fbin (1'b1),
86
             .fbmimicbidir (),
87
             .fbout (),
             .fref (),
             .icdrclk (),
90
             .pfdena (1'b1),
91
             .phasecounterselect ({4{1'b1}}),
92
             .phasedone (),
93
             .phasestep (1'b1),
             .phaseupdown (1'b1),
95
             .pllena (1'b1),
96
             .scanaclr (1'b0),
97
             .scanclk (1'b0),
98
             .scanclkena (1'b1),
             .scandata (1'b0),
100
             .scandataout (),
101
```

```
.scandone (),
102
             .scanread (1'b0),
103
             .scanwrite (1'b0),
104
             .sclkout0 (),
105
             .sclkout1 (),
106
             .vcooverrange (),
107
             .vcounderrange ());
108
      defparam
109
        altpll_component.bandwidth_type = "AUTO",
110
        altpll_component.clk0_divide_by = 2,
111
        altpll_component.clk0_duty_cycle = 50,
112
        altpll_component.clk0_multiply_by = 1,
113
        altpll_component.clk0_phase_shift = "0",
114
        altpll_component.compensate_clock = "CLKO",
115
        altpll_component.inclk0_input_frequency = 20000,
116
        altpll_component.intended_device_family = "Cyclone IV E",
117
        altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll_25mhz",
118
        altpll_component.lpm_type = "altpll",
119
        altpll_component.operation_mode = "NORMAL",
120
        altpll_component.pll_type = "AUTO",
        altpll_component.port_activeclock = "PORT_UNUSED",
122
        altpll_component.port_areset = "PORT_USED",
123
        altpll_component.port_clkbad0 = "PORT_UNUSED",
124
        altpll_component.port_clkbad1 = "PORT_UNUSED",
125
        altpll_component.port_clkloss = "PORT_UNUSED",
126
        altpll_component.port_clkswitch = "PORT_UNUSED",
127
        altpll_component.port_configupdate = "PORT_UNUSED",
128
        altpll_component.port_fbin = "PORT_UNUSED",
129
        altpll_component.port_inclk0 = "PORT_USED",
130
        altpll_component.port_inclk1 = "PORT_UNUSED",
131
        altpll_component.port_locked = "PORT_USED",
132
        altpll_component.port_pfdena = "PORT_UNUSED",
        altpll_component.port_phasecounterselect = "PORT_UNUSED",
134
        altpll_component.port_phasedone = "PORT_UNUSED",
135
        altpll_component.port_phasestep = "PORT_UNUSED";
136
        altpll_component.port_phaseupdown = "PORT_UNUSED",
137
        altpll_component.port_pllena = "PORT_UNUSED",
138
        altpll_component.port_scanaclr = "PORT_UNUSED",
139
        altpll_component.port_scanclk = "PORT_UNUSED",
140
        altpll_component.port_scanclkena = "PORT_UNUSED",
141
        altpll_component.port_scandata = "PORT_UNUSED",
142
        altpll_component.port_scandataout = "PORT_UNUSED",
143
        altpll_component.port_scandone = "PORT_UNUSED",
144
        altpll_component.port_scanread = "PORT_UNUSED",
        altpll_component.port_scanwrite = "PORT_UNUSED",
146
        altpll_component.port_clk0 = "PORT_USED",
147
        altpll_component.port_clk1 = "PORT_UNUSED"
148
        altpll_component.port_clk2 = "PORT_UNUSED",
149
        altpll_component.port_clk3 = "PORT_UNUSED",
        altpll_component.port_clk4 = "PORT_UNUSED",
151
        altpll_component.port_clk5 = "PORT_UNUSED",
152
```

```
altpll_component.port_clkena0 = "PORT_UNUSED",
153
        altpll_component.port_clkena1 = "PORT_UNUSED",
154
        altpll_component.port_clkena2 = "PORT_UNUSED",
155
        altpll_component.port_clkena3 = "PORT_UNUSED";
156
        altpll_component.port_clkena4 = "PORT_UNUSED",
157
        altpll_component.port_clkena5 = "PORT_UNUSED",
158
        altpll_component.port_extclk0 = "PORT_UNUSED",
159
        altpll_component.port_extclk1 = "PORT_UNUSED",
160
        altpll_component.port_extclk2 = "PORT_UNUSED",
161
        altpll_component.port_extclk3 = "PORT_UNUSED",
162
        altpll_component.self_reset_on_loss_lock = "OFF",
163
        altpll_component.width_clock = 5;
164
165
166
    endmodule
167
168
    169
    // CNX file retrieval info
170
    // -----
171
    // Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "O"
    // Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
173
   // Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
174
    // Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
175
   // Retrieval info: PRIVATE: BANDWIDTH PRESET STRING "Low"
176
    // Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
   // Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "O"
   // Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "O"
179
    // Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "O"
180
   // Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "O"
181
    // Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING
182
   // Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "O"
183
   // Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "O"
   // Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
185
   // Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0"
186
    // Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
187
   // Retrieval info: PRIVATE: DIV_FACTORO NUMERIC "1"
188
   // Retrieval info: PRIVATE: DUTY_CYCLEO STRING "50.00000000"
189
   // Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUEO STRING "25.000000"
   // Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "O"
191
    // Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "O"
192
   // Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
193
    // Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "O"
194
   // Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "O"
   // Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
    // Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
197
   // Retrieval info: PRIVATE: INCLKO_FREQ_EDIT STRING "50.000"
198
    // Retrieval info: PRIVATE: INCLKO_FREQ_UNIT_COMBO STRING "MHz"
199
   // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
200
   // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
   // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
   // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
```

```
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
204
    // Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
205
    // Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1"
    // Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
207
    // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
208
    // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "O"
209
    // Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNITO STRING "deq"
210
    // Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
    // Retrieval info: PRIVATE: MIRROR_CLKO STRING "O"
    // Retrieval info: PRIVATE: MULT_FACTORO NUMERIC "1"
213
    // Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
214
    // Retrieval info: PRIVATE: OUTPUT_FREQO STRING "25.00000000"
215
    // Retrieval info: PRIVATE: OUTPUT_FREQ_MODEO STRING "1"
216
    // Retrieval info: PRIVATE: OUTPUT_FREQ_UNITO STRING "MHz"
    // Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1"
    // Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "O"
219
   // Retrieval info: PRIVATE: PHASE_SHIFTO STRING "0.00000000"
220
    // Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "O"
221
   // Retrieval info: PRIVATE: PHASE_SHIFT_UNITO STRING "deg"
222
    // Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "O"
    // Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1"
224
    // Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
225
    // Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "O"
226
    // Retrieval info: PRIVATE: PLL_FASTPLL_CHECK_NUMERIC "O"
227
    // Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "O"
228
    // Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "O"
    // Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "O"
230
    // Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "O"
231
    // Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclkO"
232
    // Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll_25mhz.mif"
233
    // Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "O"
234
    // Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1"
    // Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "O"
236
    // Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "O"
237
    // Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "O"
238
    // Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
239
    // Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
240
    // Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
    // Retrieval info: PRIVATE: SPREAD_USE STRING "O"
242
    // Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "O"
243
    // Retrieval info: PRIVATE: STICKY_CLKO STRING "1"
244
    // Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
245
    // Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
    // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
    // Retrieval info: PRIVATE: USE_CLKO STRING "1"
248
   // Retrieval info: PRIVATE: USE_CLKENAO STRING "O"
249
   // Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "O"
250
   // Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "O"
251
   // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
   // Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
  // Retrieval info: CONSTANT: CLKO_DIVIDE_BY NUMERIC "2"
```

```
// Retrieval info: CONSTANT: CLKO_DUTY_CYCLE NUMERIC "50"
255
    // Retrieval info: CONSTANT: CLKO_MULTIPLY_BY NUMERIC "1"
256
    // Retrieval info: CONSTANT: CLKO_PHASE_SHIFT STRING "O"
    // Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLKO"
258
    // Retrieval info: CONSTANT: INCLKO_INPUT_FREQUENCY NUMERIC "20000"
259
    // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
260
    // Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
261
    // Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
    // Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"
    // Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
264
    // Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED"
265
    // Retrieval info: CONSTANT: PORT_CLKBADO STRING "PORT_UNUSED"
266
    // Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
267
    // Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
269
    // Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
270
    // Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
271
    // Retrieval info: CONSTANT: PORT_INCLKO STRING "PORT_USED"
272
    // Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED"
    // Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
275
    // Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
276
    // Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
277
    // Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
278
    // Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
281
    // Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
282
    // Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
283
    // Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
284
    // Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
285
    // Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
287
    // Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
288
    // Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
289
    // Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
290
    // Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
291
    // Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
293
    // Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
294
    // Retrieval info: CONSTANT: PORT_clkenaO STRING "PORT_UNUSED"
295
    // Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
296
    // Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
297
    // Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
300
    // Retrieval info: CONSTANT: PORT_extclkO STRING "PORT_UNUSED"
301
   // Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
302
    // Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
    // Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF"
```

```
// Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5"
   // Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]"
   // Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset"
   // Retrieval info: USED_PORT: c0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
   // Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
310
   // Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked"
311
312 // Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
   // Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0
   // Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0
   // Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
315
   // Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0
317 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.v TRUE
   // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.ppf TRUE
318
   // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.inc FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.cmp FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.bsf FALSE
322 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz_inst.v FALSE
   // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz_bb.v TRUE
324 // Retrieval info: LIB_FILE: altera_mf
325 // Retrieval info: CBX_MODULE_PREFIX: ON
```

### 1.8.10 Splitter

```
//File name : splitter_2.v
   module splitter_2 #(parameter bit_width=1) (in,d_out,i_out,enable,selector);
3
4
   input [bit_width-1:0] in;
5
   input enable;
6
   input selector;
                         // [D or I]
   output reg [bit_width-1:0] d_out,i_out;
   parameter DIRECT_TO_D=0;
10
   parameter
               DIRECT_TO_I=1;
11
12
   always @(in,selector,enable)
13
      if (enable==1)
14
        begin
15
          case(selector)
16
            DIRECT_TO_D:
17
               begin
18
                 d_out<=in;</pre>
19
                 i_out<=1;
20
               end
21
            DIRECT_TO_I:
22
               begin
23
                 i_out<=in;
24
                 d_out<=1;</pre>
25
               end
26
            default:
27
               begin
28
                 i_out<=1;
29
                 d_out <= 1;
30
31
               end
          endcase
32
        end
33
      else
34
        begin
35
          d_out<=1;</pre>
36
          i_out<=1;
37
        end
   endmodule
```

### 1.8.11 Two Way Mux

```
//File name : two_way_mux.v
  //A two input multiplexer
  // megafunction wizard: %LPM_MUX%
  // GENERATION: STANDARD
  // VERSION: WM1.0
  // MODULE: LPM_MUX
  // File Name: two_way_mux.v
10
  // Megafunction Name(s):
11
  //
          LPM_MUX
12
  //
13
  // Simulation Library Files(s):
           lpm
15
  16
   17
  // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
18
  //
19
  // 15.0.0 Build 145 04/22/2015 SJ Full Version
20
   21
22
23
   //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
24
  //Your use of Altera Corporation's design tools, logic functions
  //and other software and tools, and its AMPP partner logic
  //functions, and any output files from any of the foregoing
27
  //(including device programming or simulation files), and any
28
  //associated documentation or information are expressly subject
29
  //to the terms and conditions of the Altera Program License
  //Subscription Agreement, the Altera Quartus II License Agreement,
  //the Altera MegaCore Function License Agreement, or other
32
  //applicable license agreement, including, without limitation,
33
   //that your use is for the sole purpose of programming logic
34
  //devices manufactured by Altera and sold by Altera or its
35
  //authorized distributors. Please refer to the applicable
36
   //agreement for further details.
38
39
  // synopsys translate_off
40
   `timescale 1 ps / 1 ps
41
   // synopsys translate_on
42
  module two_way_mux (
    data0,
44
    data1,
45
    sel.
46
    result);
47
    input
            data0;
49
    input
            data1;
50
```

```
input
              sel;
51
     output
               result;
52
     wire [0:0] sub_wire5;
54
     wire sub_wire2 = data1;
55
     wire sub_wire0 = data0;
56
     wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
57
          sub_wire3 = sel;
     wire
     wire sub_wire4 = sub_wire3;
     wire [0:0] sub_wire6 = sub_wire5[0:0];
     wire result = sub_wire6;
61
62
     lpm_mux LPM_MUX_component (
63
           .data (sub_wire1),
64
           .sel (sub_wire4),
65
           .result (sub_wire5)
66
           // synopsys translate_off
67
68
           .aclr (),
69
           .clken (),
           .clock ()
71
           // synopsys translate_on
72
           );
73
     defparam
74
       LPM_MUX_component.lpm_size = 2,
75
       LPM_MUX_component.lpm_type = "LPM_MUX",
       LPM_MUX_component.lpm_width = 1,
       LPM_MUX_component.lpm_widths = 1;
78
79
80
   endmodule
81
83
   // CNX file retrieval info
84
   // -----
85
   // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
86
   // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "O"
   // Retrieval info: PRIVATE: new_diagram STRING "1"
   // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
   // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "2"
90
   // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
91
   // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"
92
   // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "1"
   // Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
   // Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
   // Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
96
   // Retrieval info: USED_PORT: sel 0 0 0 0 INPUT NODEFVAL "sel"
97
   // Retrieval info: CONNECT: @data 0 0 1 0 data0 0 0 0
   // Retrieval info: CONNECT: @data 0 0 1 1 data1 0 0 0 0
   // Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0 0
   // Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0
```

```
// Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.v TRUE

// Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.inc FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.cmp FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.bsf FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux_inst.v FALSE

// Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux_bb.v TRUE

// Retrieval info: LIB_FILE: lpm
```

### 1.9 Definition Files

### 1.9.1 Keyword Definitions

```
//File name : define.v
  //This contains the numbers assigned for the parameters used in
   //the modules mentioned.
   // Control Signals
   // use
8
   // [ACI_decoder] To write from A-bus to registers' cin
10
   `define aci_none
                          5'b00000
11
   `define aci_AC
                          5'b00001
12
    `define aci_MDDR
                          5'b00010
13
   `define aci_KO
                          5'b00100
14
   `define aci_K1
                          5'b01000
15
   `define aci_G
                         5'b10000
16
   `define aci_all
                         5'b11111
17
18
   // [AWM_mux] To write from registers to A-bus (A mux selection bits)
19
20
                          3'd0
   `define awm_AC
21
    `define awm_MDDR
                          3'd1
22
   `define awm_KO
                          3'd2
23
   `define awm_K1
                          3'd3
24
   `define awm_GO
                          3'd4
25
   `define awm_G1
                          3'd5
26
    `define awm_G2
                          3'd6
27
   `define awm_MIDR
                          3'd7
29
   // [INC_decoder] inc signals for registers
30
31
    `define inc_none
                          3'd0
32
   `define inc_ADR
                           3'd1
33
   `define inc_ART
                           3'd2
34
   `define inc_ARG
                           3'd3
35
   `define inc_AWT
                           3'd4
36
    `define inc_AWG
                           3'd5
37
   `define inc_AC
                           3'd6
38
   `define inc_MDAR
                          3'd7
39
40
   // [DEC_decoder] dec signals for registers
41
42
   `define dec_none
                          3'd0
43
   `define dec_ADR
                           3'd1
44
                           3'd2
   `define dec_ART
45
   `define dec_ARG
                           3'd3
46
   `define dec_AWT
                           3'd4
47
   `define dec_AWG
                           3'd5
48
```

```
`define dec_AC
                           3'd6
49
    `define dec_MDAR
                           3'd7
50
   // [ALU] ALU selection bits
52
53
    `define alu_none
                           3'd0
54
   `define alu_add
                            3'd1
55
    `define alu_sub
                            3'd2
56
   `define alu_div
                            3'd3
57
   `define alu_mul
                            3'd4
58
59
60
   // [ADR_maker] Selection bits for ADR_maker
61
62
    `define adr_none
                           4'd0
63
   `define adr_matrix_r
                            4'd1
64
   `define adr_matrix_w
                             4'd2
65
    `define adr_last8
                            4'd3
66
   `define adr_mid8
                           4'd4
67
                           4'd5
   `define adr_first2
   `define adr_to_mdar
                            4'd6
69
   `define adr_to_ar
                           4'd7
70
                           4'd8
    `define adr_to_aw
71
   `define adr_to_ar_ref 4'd9
72
73
   // [JMP_encoder] Jump signals
74
75
76
    `define jmp_none
                           4'd0
77
                           4'd1
    `define jmp_jump
78
   `define jmp_jmpz
                           4'd2
79
                           4'd3
    `define jmp_jpnz
80
   `define jmp_jzt
                          4'd4
81
                           4'd5
   `define jmp_jnrg
82
                           4'd6
    `define jmp_jnrt
83
   `define jmp_jnk0
                           4'd7
84
    `define jmp_jnk1
                           4'd8
85
   // [OPR_decoder] To give operations controls
87
88
                           3'd0
   `define opr_none
89
    `define opr_aci_awm
                                3'd1
90
                              3'd2
   `define opr_awm
91
   `define opr_inc
                            3'd3
92
   `define opr_pc
                           3'd4
93
                            3'd5
   `define opr_rst
94
                                  3'd6
    `define opr_dec
95
96
   // [RST_decoder] To give reset controls
97
98
    `define rst_none
                           3'd0
99
```

```
3'd1
     `define rst_ART
100
                                     3'd2
     `define\ rst\_ARG
101
     `define rst_AWT
                                      3'd3
102
     `define rst_AWG
                                     3'd4
103
     `define rst_MDAR
                                   3'd5
104
105
     `define rst_all
                                     3′d6
106
     //memory signals
107
108
     `define mem_none
                                          3'b000
109

      `define mem_none
      3'b000

      `define mem_dm_write
      3'b100

      `define mem_mddr_m_ci
      3'b010

      `define mem_midr_m_ci
      3'b001

110
111
112
113
     //parameter router
114
115
     `define prm_none
                                          2'd0
116
     `define prm_jmp
                                          2'd1
117
    `define prm_adr
                                          2'd2
118
                                          2'd3
    `define prm_add_sub
119
```

### 1.9.2 Opcode Definitions

```
//File name : opcode_define.v
   //This module contains the values assigned to the parameters
   //in the state machine's STATEs.
   // Opcodes and their binary values
   `define END 0
6
   `define NOOP 16
   `define FETCH 1
   `define FETCH_2 2
9
   `define FETCH_3 3
10
   `define LODK 48
11
   `define LODK_2 49
12
   `define LADD 64
13
   `define LADD_2 65
14
   `define LADD_3 66
15
   `define LADD_4 67
16
   `define LADD_5 68
17
   `define LADD_6 69
18
   `define LADD_7 70
19
   `define LOAD 80
20
   `define LOAD_2 81
21
   `define LOAD_3 82
22
   `define STAC 96
23
   `define COPY 112
24
   `define COPY_2 113
25
   `define RSET 128
26
   `define RSET_2 129
^{27}
   `define JUMP 144
28
   `define JUMP_2 145
29
   `define INCR 160
30
   `define INCR_2 161
31
   `define DECR 176
32
   `define DECR_2 177
33
   `define ADD 192
34
   `define SUBT 208
35
   `define DIV 224
36
   `define DIV_2 225
37
   `define MUL 32
38
   `define MUL_2 33
39
   `define TOGL 240
```

# Chapter 2

# **MATLAB** Codes

### 2.1 Transmission and Reception

```
clc,clear all,close all;
   fpga = serial('COM17');
   fpga.InputBufferSize = 10000000;
  fpga.OutputBufferSize = 10000000;
   fpga.BaudRate = 115200;
   %% ================LOAD INSTRUCTIONS=========================
   option_1=questdlg('Load Instructions ?');
10
   ins_list = {
                   'div4ds',...
11
                   'DIVdownsample',...
12
                   'downBy3',...
13
                   'downBy5',...
14
                   'bilinear_upsample',...
15
                   'NN_upsample',...
                   'GaussianSmoothing',...
                   'EdgeDetectVert',...
18
                   'Custom_filter',...
19
                   'PrimeFinder',...
20
                   'Fibbonacci_Sequence',...
21
                   'Pascal_triangle',...
22
                   'factorial'};
23
24
   ins_display_list = {'Downsample by 2 : Fast',...
25
                   'Downsample by 2 : Initial',...
26
                   'Downsample by 3',...
27
                   'Downsample by 5',...
                   'Upsample : Bilinear Interpolation',...
                   'Upsample : Near Neighbour Interpolation',...
30
                   'Gaussian Smoothing',...
31
                   'Edge Detector',...
32
                   'Custom Filter',...
33
                   'Prime Finder',...
                   'Fibonacci Sequence',...
35
                   'Pascal Triangle',...
36
                   'Factorial'};
37
```

```
38
   if(strcmp(option_1,'Yes'))
39
       [indx,tf] =
          listdlg('ListString',ins_display_list,'SelectionMode','single','Name','Algorithms',
          180], 'PromptString', 'Select an Algorithm');
       if (tf==1)
41
           binary_file=sprintf('D:\\downsampling_processor_fpga\\Finalized
42
            → Projects\\Project Final_Auto\\Compiler
               3.0\\bin_%s.txt',char(ins_list(indx)));
           file=fopen(binary_file);
43
           [instructions ins_amount]=fscanf(file,'%i');
44
           ins_array=zeros(1,256);
45
           ins_array(1:ins_amount)=instructions;
46
           ins_array=uint8(ins_array);
47
           fclose(file);
           fprintf('Loading instructions to IRAM.\n');
49
           pause(1);
50
51
52
           fclose(instrfind);
           fopen(fpga);
54
           fpga.Timeout = 5;
55
           fwrite(fpga,ins_array);
56
           fclose(instrfind)
57
58
           fprintf('Instructions Loaded.\n');
59
           pause(0.5);
60
       end
61
   end
62
63
64
   66
67
   if(indx<10)
68
       option_2=questdlg('Select the type of image to
69

    use.','','RGB','Grayscale','Cancel','Grayscale');
       if(isempty(option_2) | strcmp(option_2, 'Cancel'))
71
           fprintf('\nProgram Terminated.\n');
72
           return :
73
       end
74
       im_list = {
                       'iron-man-3',...
75
                       'Team',...
                       'Landscape',...
77
                       'Puppy',...
78
                       'Flower',...
79
                        'Group',...
80
                        'Waterfall',...
                       'iron-man-3-256'};
82
83
```

```
im_display_list = {'Iron Man 512x512',...
84
                          'Team',...
85
                          'Landscape',...
                          'Labrador Puppy',...
87
                          'Flower',...
                          'Group',...
89
                          'Waterfall',...
90
                          'Iron Man 256x256'};
         [im\_indx,tf] =
            listdlg('ListString',im_display_list,'SelectionMode','single','Name','Images','List
            150], 'PromptString', 'Select an Image');
        if (tf==1)
93
             image_file=sprintf('%s.png',char(im_list(im_indx)));
94
95
        else
             image_file=sprintf('iron-man-3.png');
        end
97
        im_in = imread(image_file);
                                             %change image name here
98
99
100
        if(strcmp(option_2, 'Grayscale') | indx==8)
102
             if(size(im_in_3) == 3)
103
                 im_in = rgb2gray(im_in);
                                                   %convert to grayscale
104
             end
105
        end
106
107
        iter=size(im_in,3);
                                                                 %number of iterations
108
         \hookrightarrow to send
109
        imwrite(im_in, 'D:\downsampling_processor_fpga\Finalized Projects\Project
110
         → Final_Auto\Processor output\Im_in.png');
        clc;
111
        if(indx^=8)
112
             for i=1:iter
113
                 clc;
114
                 fprintf('Transmitting Image layer %i into DRAM.....\n',i);
115
                 im_array = im_in(:,:,i); %select layer to send.
116
                 im_array = im_array(:);
117
                 im_array = uint8(im_array);
118
119
                 fclose(instrfind);
120
                 fopen(fpga);
121
                 fpga.Timeout = 30;
122
                 fwrite(fpga,im_array);
123
    %
                   fclose(instrfind)
124
                 clc;
125
                 fprintf('Image layer %i loaded. \n\nWaiting to be processed.\n',i)
126
127
                 clc;
                 if(indx==1 \mid indx==2)
                     wait_time=10;
129
                 elseif(indx==3 |indx==4)
130
```

```
wait_time=8;
131
                 else
132
                     wait_time=30;
                 end
134
                 fprintf('Receiving processed Image layer %i.\n',i);
135
    %
                   fclose(instrfind);
136
    %
                   fopen(fpga);
137
                 fpga.Timeout = wait_time;
                                                               % Timeout period in
138
                 \rightarrow seconds (10 for div by 4 else 30)
139
                 im_received = fread(fpga);
140
                 fclose(instrfind);
141
142
                 fprintf('Received Image layer %i.\n',i);
143
144
                 received_size = ceil(sqrt(numel(im_received)));
145
                 im_out(:,:,i)=reshape(im_received,[received_size,received_size]);
146
                 pause(1.5);
147
                 clc;
148
            end
150
            fprintf('\nReceived full Image.\n',i);
151
            im_out=uint8(im_out);
152
    %
               figure('NumberTitle', 'off', 'Name', 'Image
153
        in'), imshow(im_in), title(sprintf('Original Image.
                                                               (Size : 512 x 512)'));
               figure('NumberTitle', 'off', 'Name', 'Image
154
        out'), imshow(im_out), title(sprintf('Processed Image.
                                                                   (Size : \%i x)
        %i)',received_size,received_size));
      figure('NumberTitle', 'off', 'Name', 'Image
155

→ in'), imshow(im_in), title(sprintf('Original Image.)
                                                                 (Size : 512 x
         512)'),'FontSize',8);
            figure('NumberTitle', 'off', 'Name', 'Image
             → out'),imshow(im_out),title([ins_display_list(indx),sprintf('
                (Size : %i x %i)',received_size,received_size)],'FontSize',8);
    imwrite(im_out, 'D:\downsampling_processor_fpga\Finalized Projects\Project
157
       Final_Auto\Processor output\Im_out.png');
158
        else
159
        for i=1:2
160
            clc;
161
            fprintf('Phase %i.\n Transmitting Image into DRAM.....\n',i);
162
             im_array = im_in(:);
163
             im_array = uint8(im_array);
164
165
            fclose(instrfind);
166
            fopen(fpga);
167
            fpga.Timeout = 30;
168
            fwrite(fpga,im_array);
169
               fclose(instrfind)
    %
170
            clc;
171
            fprintf('Phase %i.\n\nImage loaded. \n\nWaiting to be processed.\n',i)
172
```

```
clc;
173
174
    %
               fclose(instrfind);
175
    %
               fopen(fpga);
176
             fpga.Timeout = 30;
                                                    % Timeout period in seconds (10
177
             \rightarrow for div by 4 else 30)
             fprintf('Phase %i.\n\nReceiving processed Image.\n',i);
178
             im_received = fread(fpga);
             fclose(instrfind);
             clc;
             fprintf('Phase %i.\n\nReceived Image.\n',i);
182
183
             received_size = ceil(sqrt(numel(im_received)));
184
             im_out(:,:,i)=reshape(im_received,[received_size,received_size]);
             pause(1.5);
             clc:
187
        end
188
        fprintf('\nReceived full Image.\n',i);
189
         im_out=im_out.^2;
190
         im_out=sqrt(sum(im_out,3));
         im_out=uint8(im_out);
192
        figure('NumberTitle', 'off', 'Name', 'Image
193

    in'),imshow(im_in),title('Original Image','FontSize',8);

        figure('NumberTitle', 'off', 'Name', 'Image
194
            out'),imshow(im_out),title('Edge detection','FontSize',8);
         imwrite(im_out, 'D:\downsampling_processor_fpga\Finalized Projects\Project
195
             Final_Auto\Processor output\Im_out.png');
        end
196
197
    %Prime Finder
198
199
    elseif(indx==10)
200
        fprintf('Writing dummy data....\n');
201
        fclose(instrfind);
202
        fopen(fpga);
203
        fpga.Timeout = 30;
204
           fwrite(fpqa, randi(255, 512*512, 1));
205
    fwrite(fpga,zeros(512*512,1));
           fclose(instrfind)
207
        clc;
208
        fprintf('Receiving processed Data....\n');
209
           fclose(instrfind);
210
    %
          fopen(fpga);
211
        fpga.Timeout = 5;
                                               % Timeout period in seconds (10 for div
212
         \rightarrow by 4 else 30)
         im_received = fread(fpga);
213
        fclose(instrfind);
214
215
        clc;
        fprintf('Received Data.\n\n');
        pause(1);
217
        Memory_Index=[0:numel(im_received)-1]';
218
```

```
Data = im_received(:);
219
         T=table(Memory_Index,Data);
220
          figure('NumberTitle', 'off', 'Name', 'Prime Numbers')
221
         uitable('Data',T{:,:},'ColumnName',{' Memory Location ',' Data '},...
222
         'RowName', T. Properties. RowNames, 'Units', 'Normalized', 'Position', [0, 0,
223
            1, 1]);
224
    %Pascal Triangle
226
    elseif(indx==12)
227
         fprintf('Resetting DRAM....\n');
228
         fclose(instrfind);
229
         fopen(fpga);
230
         fpga.Timeout = 30;
231
         fwrite(fpga,zeros(512*512,1));
    %
           fclose(instrfind)
233
         clc;
234
         fprintf('Receiving Pascal Triangle Coefficients....\n');
235
    %
           fclose(instrfind);
236
    %
           fopen(fpga);
         fpga.Timeout = 4;
                                                % Timeout period in seconds (10 for div
238
         \rightarrow by 4 else 30)
         im_received = fread(fpga);
239
         fclose(instrfind);
240
241
         fprintf('Received Data.\n\n');
242
         pause(1);
243
         pascal=['Pascal Triangle \n\n'];
244
         im_out=reshape(im_received,23,11);
245
         im_out=im_out';
246
         for i=1:11
247
             for j=1:23
                if(im_out(i,j)==0)
249
                     pascal=[pascal,' '];
250
                else
251
                     pascal=[pascal,int2str(im_out(i,j))];
252
                end
253
             pascal=[pascal,'\n'];
255
         end
256
         fprintf(pascal);
257
258
     %Fibonacci
259
260
    elseif(indx==11)
261
         fprintf('Writing dummy data....\n');
262
         fclose(instrfind);
263
         fopen(fpga);
264
         fpga.Timeout = 30;
         fwrite(fpga,randi(255,512*512,1));
266
    %
           fclose(instrfind)
267
```

```
clc;
268
         fprintf('Receiving Fibonacci Sequence....\n');
269
    %
           fclose(instrfind);
    %
           fopen(fpga);
271
        fpga.Timeout = 4;
                                               % Timeout period in seconds (10 for div
272
         \rightarrow by 4 else 30)
         im_received = fread(fpga);
273
        fclose(instrfind);
        clc;
        fprintf('Received Data.\n\n');
276
        pause(1);
277
        Memory_Index=[0:numel(im_received)-1]';
278
        Data = im_received(:);
        T=table(Memory_Index,Data);
        figure('NumberTitle', 'off', 'Name', 'Fibonacci Series')
        uitable('Data',T{:,:},'ColumnName',{' Memory Location ',' Data '},...
282
         'RowName', T. Properties. RowNames, 'Units', 'Normalized', 'Position', [0, 0,
283

    1, 1]);
284
    %Factorial
286
    elseif(indx==13)
287
        fprintf('Writing dummy data....\n');
288
        fclose(instrfind);
289
        fopen(fpga);
290
        fpga.Timeout = 30;
291
        fwrite(fpga,randi(255,512*512,1));
    %
           fclose(instrfind)
293
        clc;
294
        fprintf('Receiving Factorial Sequence....\n');
295
    %
           fclose(instrfind);
296
    %
           fopen(fpga);
297
        fpga.Timeout = 4;
                                               % Timeout period in seconds (10 for div
298
         \rightarrow by 4 else 30)
         im_received = fread(fpga);
299
        fclose(instrfind);
300
        clc;
301
        fprintf('Received Data.\n\n');
302
        pause(1);
303
        Memory_Index=[0:numel(im_received)-1]';
304
        Data = im_received(:);
305
        T=table(Memory_Index,Data);
306
        figure('NumberTitle', 'off', 'Name', 'Factorial Series')
307
        uitable('Data',T{:,:},'ColumnName',{' Memory Location ',' Data '},...
         'RowName', T. Properties. RowNames, 'Units', 'Normalized', 'Position', [0, 0,
309
         \rightarrow 1, 1]);
310
311
    end
```

## 2.2 Error Analysis

```
function SSD = error_analyse_sanke(im_in,im_out,factor);
             im_in=double(im_in);
              im_out=double(im_out);
             ML_down_sampled=im_in;
              for k=1:log2(factor) %factor x2,x4,x8
                                 for j=1:2:511
                                                  for i=1:2:511
                                                                       \rightarrow ML_down_sampled((i+1)/2,(j+1)/2,:)=round((ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:)+ML_down_sampled(i,j,:
                                                   end
10
                                 end
 11
               end
               [l w h]=size(im_out);
              cropped=ML_down_sampled(1:1,1:w,:);
14
              figure,imshow(uint8(cropped));
15
             difference=abs(cropped-im_out);
16
             max(difference);
17
            difference_sqred=difference.^2;
             SSD=sum(difference_sqred(:));
              fprintf("\nSSD = %f\n", SSD);
20
              \label{lem:condition} % figure, heatmap(sum(difference, 3)), title('Heat map');
21
22
23
              end
```

# Chapter 3

# Python Codes

## 3.1 Compiler

 $loop = \{\}$ 

34

```
# Filename: compile.py
   # Compiler program
   # Author: Aba
   from read_isa import *
   import binascii
   import pandas as pd
   import numpy as np
   import os
   def compile(fname):
11
       isa, isa_dict = read_isa()
12
13
14
       program_fName = fname
       program_file = open(program_fName)
       reg_inc = {'MDAR':0, 'ART':1, 'ARG':2, 'AWT':3, 'AWG':4, 'AC':5, 'KO':6,
18
        \rightarrow 'K1':7}
                   = {'AC':0, 'MDDR':1, 'KO':2, 'K1':3,
       reg_from
19
                    'G0':4, 'G1':5, 'G2':6, 'MIDR':7}
                 = {'AC':0,'MDDR':1, 'K0':2, 'K1':3,
21
       reg_to
                     'GO':4}
22
23
       parameters = { 'LOAD':{'FROM_ADR':0, 'FROM_MAT':1},
24
                        'LADD':{'TO_MDAR':6, 'TO_AR':7, 'TO_AW':8, 'TO_AR_REF':9,
25
                           'TO_AW_REF':10},
                        'STAC':{'TO_ADR':0, 'TO_MAT':2},
26
                            'JUMP':{'J':1,'Z_AC':2,'NZ_AC':3,'Z_TOG':4,'NZ_ARG':5,'NZ_ART':6,'NZ
                }
28
29
       binary_name = 'binary.txt'
30
       binary_txt = open(binary_name, "w")
32
       lineNo = 0;
33
```

```
35
        last_opcode = ""
36
        isError = False
38
39
        program = []
40
        program_binary = []
41
        for line in program_file:
43
            line = line.strip()
45
46
            if(len(line) == 0):
47
                 continue;
48
49
            if(line[0][0] == '$'):
                                                                #loop reference
50
                 words = line.split()
51
                loop[words[0][1:].upper()] = lineNo
52
                 del words[0]
53
                line = ''.join(words)
55
            if(len(line) == 0):
56
                 continue;
57
58
            line = line.replace(' ', '').replace('\t', '')
59
60
            if(line[0] == '#'):
                                                             #comment
62
                 continue
63
            words = line.split('#')
64
65
            if(len(words) == 0):
                 continue
67
68
            word = words[0].upper()
                                                            #Word is operand or opcode
69
            → or opcode:parameter
70
71
            if (word[0] == '['):
                                                             #Operand
72
                 lineNo += 1
73
                 operand_type = isa['Op'][last_opcode]
74
                 word = word.replace('[', '').replace(']', '').strip()
75
76
                 if(operand_type == 'A'):
                     program_binary.append(word)
78
                     program.append(word)
79
                     continue
80
81
                 elif(operand_type == 'I'):
                     operands = word.replace(' ', '').split(',')
83
                     binary_operand = 0
84
```

```
85
                      if(len(operands) > 0 and operands[0] == 'ALL'):
86
                          program_binary.append(str(255))
                          program.append('ALL')
 88
                          continue
 89
90
                      for given_reg in operands:
91
                          if(given_reg in reg_inc):
                              binary_operand += 2**reg_inc[given_reg]
                          else:
94
                              print ('''Error: Word '%s' in line %s. Expected a
95
                                      register name which can be incremented,
96
        decremented or reset''' % (word, lineNo))
                               isError = True
97
                              break
98
                      if(isError):
99
                          break
100
101
                      program_binary.append(str(binary_operand))
102
                      program.append(word)
                      continue
104
105
                 elif(operand_type == 'K'):
106
                      if(word.isnumeric):
107
                          if(int(word) < 256):
108
                              program_binary.append(word)
109
                              program.append(word)
110
                              continue
111
                      print ('''Error: Word '%s' in line %s. Expected a
112
                                  number < 256''' % (word, lineNo))</pre>
113
                      isError = True
114
                      hreak
115
                 elif(operand_type == 'RR'):
116
                      if(word in reg_from):
117
                          program_binary.append(str(reg_from[word]))
118
                          program.append(word)
119
                          continue
120
                      else:
121
                          print ('''Error: Word '%s' in line %s. Expected a
122
                                  register which can be read into A bus''' % (word,
123
        lineNo))
                          isError = True
124
                          break
125
126
                 elif(operand_type == 'RW'):
127
128
                      try:
129
                          if('->' in word):
130
                              operands = word.replace(' ', '').split('->')
                              from_reg = operands[0]
132
                              to_reg_list = operands[1].split(',')
133
```

```
elif('<-' in word):</pre>
134
                              operands = word.replace(' ', '').split('<-')</pre>
135
                              from_reg = operands[1]
                              to_reg_list = operands[0].split(',')
137
                          else:
138
                              print ("Invalid COPY operands in word '%s' in line
139

    %s"% (word, lineNo))
                              isError = True
                              break
141
                     except:
142
                          print ('''Error: Word '%s' in line %s. At least two
143

→ registers should be specified''' % (word, lineNo))
                          isError = True
144
                          break
145
146
                     to_reg_binary_sum = 0
147
148
                      if(to_reg_list == ['ALL']):
149
                          binary_operand = reg_from[from_reg]*32 + 31
150
                          program_binary.append(str(binary_operand))
                          program.append([from_reg, to_reg_list])
152
                          continue;
153
154
                      elif(from_reg in reg_from and len(to_reg_list) != 0):
155
                          try:
156
                              for to_reg in to_reg_list:
157
                                   to_reg_binary_sum += 2**reg_to[to_reg]
158
                          except:
159
                              print ('''Error: Word '%s' in line %s. Expected a
160
                                  register which can be written into A bus
161
                                  and a register that can write into A bus''' %
162
        (word, lineNo))
                              isError = True
163
                              break
164
165
                          binary_operand = reg_from[from_reg]*32 + to_reg_binary_sum
166
                          program_binary.append(str(binary_operand))
167
                          program.append([from_reg, to_reg_list])
168
                          continue
169
170
                     else:
171
                          print ('''Error: Word '%s' in line %s. Expected a
172
                                  register which can be written into A bus
173
                                  and a register that can write into A bus''' %
174
       (word, lineNo))
                          isError = True
175
                          break
176
177
                 elif(operand_type == '3A'):
                     addr = -1
179
180
```

```
181
                      if(',' in word):
182
                           coords = word.split(',')
184
                           if(len(coords) == 2):
185
                               first_half = coords[0]
186
                               second_half = coords[1]
187
                               if(first_half.isnumeric and second_half.isnumeric):
                                   first_half = int(first_half) % 512
190
                                   second_half = int(second_half) % 512
191
192
                                   addr = first_half * 512 + second_half
193
194
                      elif(word.isnumeric):
195
                           addr = int(word)
196
197
                      if(addr \geq 0 and addr < 512*512):
198
                          first8 = int(addr/2**16)
199
                          reminder = addr \% (2**16)
201
                          mid8 = int(reminder/2**8)
202
                          last8 = reminder \% (2**8)
203
204
                          program_binary.extend([first8, mid8, last8])
205
                          program.append(addr)
206
                          program.append('-')
207
                          program.append('-')
208
                          lineNo += 2
209
                           continue
210
211
                      print ('''Error: Word '%s' in line %s. Expected a
212
                                  number < 512*512''' % (word, lineNo))</pre>
213
                      isError = True
214
                      break
215
216
             word_split = word.split(':')
217
218
             opcode = word_split[0]
219
220
             if (opcode in isa_dict['BIN'].keys()):
                                                                 #Opcode
221
                  lineNo += 1
222
                  last_opcode = opcode;
223
224
                 param = '-'
225
                 param_binary = 0
226
227
                  if(len(word_split) > 1):
228
                      param = word_split[1]
229
230
                      if(param == '-'):
231
```

```
if
                                (opcode == 'LOAD'):
232
                              param = 'FROM_MAT'
233
                          elif (opcode == 'STAC'):
                              param = 'TO_MAT'
235
                          elif (opcode == 'LADD'):
236
                              param = 'TO_MDR'
237
238
                      try:
                          if(opcode in ['ADD', 'SUBT']):
240
                              param_binary = reg_from[param]
241
                          else:
242
                              param_binary = parameters[opcode][param]
243
                      except:
244
                          print("Operand-Parameter mismatch in line %s, word %s with
245
                           \hookrightarrow operand %s, parametr %s"
                                 %(lineNo, word, opcode, param))
246
                          isError = True;
247
                          break;
248
249
                 opcode_binary = isa['BIN'][opcode]
                 output_binary = int(opcode_binary) + int(param_binary)
251
252
253
                 program_binary.append(output_binary)
254
                 program.append([opcode, param])
255
                 continue
256
257
             if(isError == True):
258
                 print("Error Found in line %s in word '%s' " %(lineNo, word))
259
260
         if(lineNo - 1 > 256):
261
             print ("Error: Program is more than 256 bytes long. Cannot be stored
             → in memory")
             isError = True
263
264
        for i in range(len(program_binary)):
265
             word = program_binary[i]
266
             if(type(word) == int ):
267
                 binary_txt.write(str(word) + '\n')
268
             elif(word.isnumeric()):
269
                 binary_txt.write(word + '\n')
270
             else:
271
                 if(word in loop.keys()):
272
                      binary_txt.write(str(loop[word]) + '\n')
                     program[i] = loop[word]
274
275
                      print ('''Error: loop reference not found
276
                                  for word '%s' in line %s''' % (word, i+1))
277
                      isError = True
279
        program_file.close()
280
```

```
binary_txt.close()
281
282
        binary_txt = open(binary_name, 'ab')
                                                       #To remove the last
283
         \rightarrow newline
        binary_txt.seek(-2, os.SEEK_END)
284
        binary_txt.truncate()
285
        binary_txt.close()
286
        if(not isError):
            print("Compilation Successful, with no errors\n")
289
290
        return program
291
```

## 3.2 Simulator

```
# Filename : processor.py
   # The Simulator Program
   # Author : Aba
   import cv2
   from compile import compile
   import numpy as np
   im_in = cv2.imread('iron-man-31.png', cv2.IMREAD_GRAYSCALE)
10
   d_mem = np.reshape(im_in, [512*512,], order = 'F').tolist()
11
   \#d\_mem = np.zeros([512*512], dtype = np.uint8).tolist()
12
13
   reg = {'PC': 0, 'MIDR': 0, 'MDAR': 0, 'MDDR': 0, 'ART': 0, 'ARG': 0
14
             'AWT': 0, 'AWG': 0, 'AC': 0, 'K0': 0, 'K1': 0, 'G0': 0, 'G1': 0,
15
            'G2': 0, 'Z': 0, 'ZT': 0, 'ZRG': 0, 'ZRT': 0, 'ZK0':0, 'ZK1':0
16
             'ref_ART':0, 'ref_ARG':0, 'ref_AWT':0, 'ref_AWG':0
17
             'ref_K0':0, 'ref_K1':0, 'f_K0':1, 'f_K1': 1}
18
19
   reg_bits = {'PC': 8, 'MIDR': 8, 'MDAR': 18, 'MDDR': 8, 'ART': 9, 'ARG': 9
20
            , 'AWT': 9, 'AWG': 9, 'Z': 0, 'ZT': 1, 'ZRG': 1, 'ZRT': 1
21
              'AC': 12, 'KO': 8, 'K1': 8, 'GO': 8, 'G1': 8, 'G2': 8
22
             'ref_ART':9, 'ref_ARG':9, 'ref_AWT':9, 'ref_AWG':9
23
              'ref_K0':1, 'ref_K1':1, 'ZK0':1, 'ZK1':1}
24
   no_of_breaks = {}
26
27
   def imshow(arg):
28
        if(arg == 'in'):
29
            cv2.imshow('Input Image', im_in)
30
            cv2.waitKey(0)
            cv2.destroyAllWindows()
32
33
       elif(arg != 'both'):
34
35
            im_out = np.transpose(np.reshape(np.array(d_mem, dtype = np.uint8),
36
            → arg))
37
            cv2.imshow('Output Image', im_out)
38
            cv2.waitKey(0)
39
            cv2.destroyAllWindows()
40
       else: #Print both
41
            if(reg['ZT'] == 0):
42
                last_address = reg['AWG'], reg['AWT']
43
            else:
44
                last_address = reg['AWT'], reg['AWG']
45
46
            im_out = np.transpose(np.reshape(np.array(d_mem, dtype = np.uint8),
47
                                               [512,512])[0:last_address[0],
                                               → 0:last_address[1]])
```

```
\#im\_out = np.transpose(np.reshape(np.array(d\_mem, dtype = np.uint8),
49
             → [512,512]))
            cv2.imshow('Input Image', im_in)
51
            cv2.imshow('Output Image', im_out)
52
            cv2.waitKey(0)
53
            cv2.destroyAllWindows()
54
   def INPC():
        reg['PC'] = reg['PC'] + 1
57
58
        if(reg['PC'] < len(i_mem)):</pre>
59
            reg['MIDR'] = i_mem[reg['PC']]
60
61
   def updateZ():
62
        if(reg['AC'] == 0):
63
            reg['Z'] = 1
64
        else:
65
            reg['Z'] = 0
66
   def updateZRG():
68
        if(reg['ARG'] == reg['ref_ARG']):
69
            reg['ZRG'] = 1
70
        else:
71
            reg['ZRG'] = 0
72
73
   def updateZRT():
74
        if(reg['ART'] == reg['ref_ART']):
75
            reg['ZRT'] = 1
76
        else:
77
            reg['ZRT'] = 0
78
   def updateZKO():
80
        if(reg['K0'] == reg['ref_K0']):
81
            reg['ZKO'] = 1
82
        else:
83
            reg['ZKO'] = 0
84
   def updateZK1():
86
        if(reg['K1'] == reg['ref_K1']):
87
            reg['ZK1'] = 1
88
        else:
89
            reg['ZK1'] = 0
90
   def updateREG(reg_name):
92
        maxVal = 2**reg_bits[reg_name]
93
        reg[reg_name] = reg[reg_name] % maxVal
94
95
   def TOGL():
        if(reg['ZT'] == 0):
97
            reg['ZT'] = 1
98
```

```
else:
99
             reg['ZT'] = 0
100
         INPC()
101
102
    def LOAD():
103
         if(param == 'FROM_ADR'):
104
             pass
105
         elif(param == 'FROM_MAT'):
106
             if(reg['ZT'] == 0):
107
                  reg['MDAR'] = reg['ARG']*512 + reg['ART']
108
             else:
109
                 reg['MDAR'] = reg['ART']*512 + reg['ARG']
110
         else:
111
             print("ERROR. Parameter mismatch in LOAD")
112
113
         reg['MDDR'] = d_mem[int(reg['MDAR'])]
114
         INPC()
115
116
    def LADD():
117
         INPC()
         addr = reg['MIDR']
119
         INPC()
120
         INPC()
121
         INPC()
122
123
         first_half = int(addr/512)
124
         second_half = addr % 512
125
126
         if(param == 'TO_MDAR'):
127
             reg['MDAR'] = addr
128
         elif(param == 'TO_AR'):
129
             if(reg['ZT'] == 0):
                  reg['ARG'] = first_half
131
                 reg['ART'] = second_half
132
             else:
133
                 reg['ART'] = first_half
134
                  reg['ARG'] = second_half
135
         elif(param == 'TO_AW'):
136
             if(reg['ZT'] == 0):
137
                  reg['AWG'] = first_half
138
                 reg['AWT'] = second_half
139
             else:
140
                  reg['AWT'] = first_half
141
                 reg['AWG'] = second_half
142
         elif(param == 'TO_AR_REF'):
143
             if(reg['ZT'] == 0):
144
                  reg['ref_ARG'] = first_half
145
                 reg['ref_ART'] = second_half
146
             else:
                 reg['ref_ART'] = first_half
148
                 reg['ref_ARG'] = second_half
149
```

```
else:
150
             print("Parameter error in LADD")
151
         updateZRG();
153
         updateZRT();
154
155
    def LODK():
156
        INPC()
157
         reg['AC'] = int(reg['MIDR'])
158
         INPC()
159
160
        updateZ()
161
162
    def STAC():
163
         if(param == 'TO_ADR'):
164
             pass
165
         elif(param == 'TO_MAT'):
166
             if(reg['ZT'] == 0):
167
                  reg['MDAR'] = reg['AWG']*512 + reg['AWT']
168
             else:
                 reg['MDAR'] = reg['AWT']*512 + reg['AWG']
170
         else:
171
             print("ERROR. Parameter mismatch in STAC")
172
173
         reg['MDDR'] = reg['AC']
174
         updateREG('AC')
175
         d_mem[int(reg['MDAR'])] = reg['MDDR']
176
         INPC()
177
178
    def COPY():
179
         INPC()
180
         operand = reg['MIDR']
         INPC()
182
183
         from_reg = operand[0]
184
         to_reg_list = operand[1]
185
186
         if(to_reg_list == ['ALL']):
187
             for register in reg_bits.keys():
                  if(reg_bits[register] == 8 and register not in ['PC', 'MIDR']):
189
                      reg[register] = reg[from_reg]
190
191
                      updateREG(register)
192
                      if(register == 'KO' and reg['f_KO'] == 1):
194
                           reg['ref_KO'] = reg[from_reg]
195
                           reg['f_KO'] = 0
196
                      if(register == 'K1' and reg['f_K1'] == 1):
197
                           reg['ref_K1'] = reg[from_reg]
198
                          reg['f_K1'] = 0
199
200
```

```
201
         else:
202
             for to_reg in to_reg_list:
203
                  if(to_reg == 'GO'):
204
                       reg['G2'] = reg['G1']
205
                       reg['G1'] = reg['G0']
206
                       reg['GO'] = int(reg[from_reg])
207
                       updateREG('GO')
208
                  else:
209
                       reg[to_reg] = reg[from_reg]
210
                       updateREG(to_reg)
211
212
                       if(to_reg == 'KO' and reg['f_KO'] == 1):
213
                           reg['ref_KO'] = reg[from_reg]
214
                           reg['f_K0'] = 0
215
                       if(to_reg == 'K1' and reg['f_K1'] == 1):
216
                           reg['ref_K1'] = reg[from_reg]
217
                           reg['f_K1'] = 0
218
219
    def JUMP():
221
         INPC()
222
         addr = int(reg['MIDR'])
223
         INPC()
224
225
         updateZ()
^{226}
         updateZRG()
227
         updateZRT()
228
         updateZKO()
229
         updateZK1()
230
231
                   = (param == 'J')
         j
232
                   = (param == 'Z_AC'
                                               and reg['Z']
                                                                 == 1)
         j_ZAC
233
                   = (param == 'NZ_AC'
                                                                 == ()
         j_NZAC
                                               and reg['Z']
234
         j_ZT
                   = (param == 'Z_TOG'
                                               and reg['ZT']
                                                                 == 1)
235
                                                                 == 0)
         j_NZRT
                   = (param == 'NZ_ART'
                                               and reg['ZRT']
236
                   = (param == 'NZ_ARG'
                                               and reg['ZRG']
                                                                 == 0)
         j_NZRG
237
                   = (param == 'NZ_KO'
                                               and reg['ZKO']
                                                                 == 0)
         j_NZKO
238
                   = (param == 'NZ_K1'
                                               and reg['ZK1']
                                                                == 0)
         j_NZK1
239
240
         j_now = j or j_ZAC or j_NZAC or j_ZT or j_NZRT or j_NZRG or j_NZKO or
241
          \hookrightarrow j_NZK1
242
         if(j_now):
             reg['PC'] = addr
244
             reg['MIDR'] = d_mem[reg['PC']]
245
246
247
    def INCR():
         INPC()
249
         operand = reg['MIDR']
^{250}
```

```
INPC()
251
         operands = operand.replace(' ', '').split(',')
252
254
         for register in operands:
255
             reg[register] = reg[register] + 1
256
             updateREG(register)
257
    def DECR():
259
         INPC()
260
         operand = reg['MIDR']
261
         INPC()
262
263
         operands = operand.replace(' ', '').split(',')
264
265
         for register in operands:
266
             reg[register] = reg[register] - 1
267
             updateREG(register)
268
269
    def RSET():
270
         INPC()
271
         operand = reg['MIDR']
272
         INPC()
273
274
         if(operand == 'ALL'):
275
             for register in reg_bits.keys():
276
                  if(reg_bits[register] != 1 and register not in ['PC', 'MIDR']):
277
                      reg[register] = 0
278
                      updateREG(register)
279
                      updateZ()
280
                      updateZRG()
281
                      updateZRT()
             reg['f_K0'] == 1
283
             reg['f_K1'] == 1
284
285
         else:
286
             operands = operand.replace(' ', '').split(',')
287
             for register in operands:
                  reg[register] = 0
289
290
                  if(register == 'K0' or register == 'K1'):
291
                      reg['f_'+ register] = 1
292
293
    def ADD():
294
         INPC()
295
         reg['AC'] = reg['AC'] + reg[param]
296
297
         updateREG('AC')
298
    def SUBT():
300
         INPC()
301
```

```
302
         reg['AC'] = abs(reg['AC'] - reg[param])
303
         updateREG('AC')
305
306
    def DIV():
307
         INPC()
308
         operand = reg['MIDR']
309
         INPC()
310
311
         reg['AC'] = int(round(float(reg['AC']) / float(operand),0))
312
313
         updateREG('AC')
314
315
    def MUL():
316
         INPC()
317
         operand = reg['MIDR']
318
         INPC()
319
320
         reg['AC'] = reg['AC'] * int(operand)
322
         updateREG('AC')
323
324
    def NOOP():
325
         INPC()
326
327
    def END():
328
         print('END reached')
329
330
331
    instructions = {'TOGL': TOGL, 'LOAD': LOAD, 'LADD': LADD,
332
                      'LODK' : LODK, 'STAC': STAC, 'JUMP' : JUMP, 'ADD': ADD,
                       'INCR': INCR, 'DECR': DECR, 'DIV': DIV, 'MUL': MUL, 'SUBT':
334
                       \hookrightarrow SUBT,
                       'RSET': RSET, 'COPY': COPY, 'NOOP': NOOP, 'END': END}
335
336
                   = {'TOGL': 2, 'LOAD': 2, 'LADD': 9,
    clocks
337
                      'LODK' : 3, 'STAC': 2, 'JUMP' : 4, 'ADD': 2,
338
                       'INCR': 3, 'DECR': 3, 'DIV': 3, 'MUL': 3, 'SUBT': 2,
339
                       'RSET': 3, 'COPY': 3, 'NOOP': 2, 'END':1}
340
341
342
    i_mem = ''
343
    param = '';
344
345
    total_ins = 0;
346
    total_clocks = 3;
347
348
    def process(fname, step = False, debug_compiler = False):
349
350
         global reg, i_mem, param, d_mem, total_ins, total_clocks
351
```

```
352
         i_mem = compile(fname + '.txt')
353
         reg['MIDR'] = i_mem[0]
         isError = False
355
356
         while reg['PC'] < len(i_mem):
357
             if(step):
358
                  for attribute, value in reg.items():
360
                      print('{} : {}'.format(attribute, value))
361
                 x = input('Step at %i. Enter: CONTINUE, "s": STOP: IMSHOW --' %
362
                                  (reg['PC']))
363
                 print(d_mem[0:10])
364
                  if(x == 's'):
365
                      break
366
                  elif(x == 'i'):
367
                      imshow('both')
368
             if(i_mem[reg['PC']] == 'END'):
369
                 break
370
             if(debug_compiler):
372
                  opcode_str, param = i_mem[reg['PC']];
373
                  opcode = instructions[opcode_str]
374
375
                  opcode()
376
377
             else:
378
379
                 try:
380
                      opcode_str, param = i_mem[reg['PC']];
381
                      opcode = instructions[opcode_str]
382
                      opcode()
384
385
                      total_ins += 1;
386
                      total_clocks += clocks[opcode_str]
387
                  except:
388
                      isError = True;
389
                      print('Error at line: ', reg['PC'] + 1, i_mem[reg['PC']],
390

    i_mem[reg['PC']-1])

                      break
391
392
         if(not isError):
393
             print('Simulation completed\n')
             try:
395
                  print('Total Instructions: ', total_ins)
396
                  print('Total Clocks: ', total_clocks)
397
398
                  imshow('both')
400
                  #print(reg['AWG'], reg['AWT'])
401
```

```
except:
print('Error displaying image')
#print(d_mem[0:256])
```

## 3.3 Module to Parse Excel Sheet

```
# Filename : read_isa.py
   # Module to Parse the Excel Sheet into a Dictionary
   # Author : Aba
   import pandas as pd
   import numpy as np
   import sys
   sys.path.append('../')
   file_name = 'Instruction Set.xlsx'
10
11
   isa_file = pd.ExcelFile(file_name)
12
13
   def read_isa():
14
       isa_df = isa_file.parse('ISA')
15
       isa_df = isa_df[isa_df['Op'].notnull()]
16
       isa_df = isa_df[isa_df['BIN'].notnull()]
17
       isa_df = isa_df.fillna(0)
18
       isa_df = isa_df[['OPCODE', 'BIN', 'Op']]
       isa_df = isa_df.set_index('OPCODE')
20
       isa_df[['BIN']] = isa_df[['BIN']].astype(np.uint16)
21
       isa_df[['BIN']] = isa_df[['BIN']].astype(np.str)
22
23
       isa_dict = isa_df.to_dict()
24
       return isa_df, isa_dict
26
27
   def read_ins():
28
       ins_df = isa_file.parse('u-ins')
29
30
       ins_df = ins_df[ins_df['u-ins'].notnull()]
       ins_df = ins_df.fillna(0)
32
       ins_df = ins_df[['u-ins', 'N']]
33
       ins_df = ins_df.set_index('u-ins')
34
        ins_df[['N']] = ins_df[['N']].astype(np.uint16)
35
       ins_df[['N']] = ins_df[['N']].astype(np.str)
36
       ins_dict = ins_df.to_dict()
39
       return ins_df, ins_dict
40
```

## 3.4 Module to Build Verilog File

```
# Filename : make_define.py
   # Module to Create the Verilog File
   # Author : Aba
   from read_isa import *
   def make_define():
       ins_df, ins_dict = read_ins()
       v_file = open('opcode_define.v', 'w')
10
11
       v_{file.write} ("// Opcodes and their binary values\n")
12
13
       #opcodes = isa_dict['BIN'].keys()
       u_ins = ins_dict['N'].keys()
15
16
       for u_in in u_ins:
17
           binary = ins_dict['N'][u_in]
18
           v_file.write("`" +"define "+ u_in.upper() + "\t" + str(binary) + '\n')
20
       print ("Opcode Define file updated successfully\n")
21
       v_file.close();
22
```

## 3.5 User Interface

```
# Filename : program.py
   # Main Compiler-Simulator program that provides User Interface
   # Author : Aba
   from compile import *
   from processor import *
   from make_define import *
   print('''
               _____
10
   Greetings!
11
12
   This program does the following actions for a program
13
   written for the version 5.6 of the CART / ABRUTECH custom matrix-manipulating
   processor.
15
16
   1. Reading the ISA specfied in Excel file
17
   2. Generating Opcode_define Verilog file
18
   3. Syntax-Checking your program written in human language
   4. Compiling / Assembling your program into the binary text file
   5. Simulating your program by executing the same exact steps of the processor
21
22
   ''')
23
24
   while(True):
       fname = input('Input file name: ')
26
       option = input('''Do you wish to simulate? [y/n]: ''')
27
       try:
28
           make_define()
29
           if(fname[-4:] == '.txt'):
30
               fname = fname[:-4]
32
           if(fname == ''):
33
               fname = 'div4ds'
34
35
           if (option == 'y'):
36
               option2 = input('Do you want to simulate step by step? [y/n]: ')
               if(option2 == 'y'):
                   process(fname, True)
39
               else:
40
                   process(fname)
41
           else:
42
               compile(fname + '.txt')
44
           exit_option = input('''\nDo you wish to exit? [y/n]: ''')
45
46
           if(exit_option == 'y'):
47
               input('Thank you for evaluating our processor. Press enter to
48
                ⇔ exit.')
```

```
break

continuous break

except FileNotFoundError:

print('The file you mentioned is not found in the compile directory.

Try again')

print('----\n')
```