



DESIGN AND IMPLEMENTATION OF A CUSTOM PROCESSOR OPTIMIZED FOR IMAGE PROCESSING

EN3030
Circuits and Systems Design

GROUP MEMBERS

150001C : G.Abarajithan
150172A : T.T.Fonseka
150689N : W.M.R.R.Wickramasinghe
150707V : C.Wimalasuriya

Abstract

In this document we describe our unique and efficient approach of implementing a processor optimized for matrix manipulation on FPGA. We present our elegant and highly user-friendly ISA which consists only 16 instructions that take only 2 clock cycles for execution. Our ISA, unlike anything before, is highly flexible with features such as: over 8 types of jump, ability to copy from one register to many at a time, ability to increment, decrement and reset upto 8 registers at once.

We describe our exclusive architectural design that has special modules traversing a matrix, shift registers for error-free convolution and special loop registers all implemented using less than 1000 logic elements. We also describe the design and implementation of a python-based compiler and a simulator we developed for remote algorithm development.

Finally we demonstrate our results: downsampling by any integer upto 16, upsampling, edge-detection, Gaussian smoothing and application of custom filters to 512 x 512 size images. All image processing algorithms were implemented with zero SSD error using only 30 lines (30 bytes) of assembly code. We also demonstrate the implementation of generic algorithms such as prime finding, fibnoccii series and pascal triangle generation.

Contents


1	Introduction	4
2	Instruction Set Architecture (ISA)	6
2.1	Design Goals and Features	7
2.1.1	Minimizing the number of instructions in ISA	7
2.1.2	Minimizing the number of lines of a program	7
2.1.3	Reducing the number of total number of clock cycles needed for the program to run	8
2.1.4	Matrix Manipulation	8
2.1.5	Linear Decomposition of 2D Algorithms	9
2.2	Registers and Datapath	10
2.3	The Instruction Set	12
2.3.1	COPY	12
2.3.2	INCR, DECR, RSET	14
2.3.3	JUMP	15
2.3.4	LOAD	16
2.3.5	STAC	16
2.3.6	ADD, SUBT	17
2.3.7	MUL, DIV	17
2.3.8	LODK	18
2.3.9	LADD	18
2.4	ISA: Summery	19
3	Mathematical Justification of Algorithm Design	21
3.0.1	Aliasing effect and the required 3-db cut off frequency for downsampling	21
3.0.2	Low pass characteristics of the averaging filter with length k	22
3.0.3	The 3-db frequency of discrete approximation of Gaussian kernel	23
4	Algorithms	26
4.1	Downsampling: Squeeze Averaging Algorithm	27
4.2	Snake Averaging Algorithm	30
4.3	Gaussian Smoothing	32
4.3.1	Problem with the Traditional Algorithms	32
4.3.2	Our solution	32
4.4	Edge Detection Algorithms	34
4.5	Upsampling Algorithms	36
4.5.1	Nearest Neighbor Interpolation	36
4.5.2	Bilinear interpolation	37
4.6	Custom Filter	38
4.7	Prime Finding Algorithm	39

5 Architecture	42
5.1 State Diagram	42
5.2 Micro Instructions	43
5.3 Complete Architectural Diagram	45
5.4 System	46
5.4.1 Top level module	46
5.4.2 Processor	47
5.4.3 DRAM and IRAM	48
5.4.4 Memory router	50
5.4.5 Clock control	51
5.5 Special Modules	52
5.5.1 ADR Maker	52
5.5.2 Automatic Controller	53
5.5.3 State Machine	54
5.6 Controllers: Muxes, Demuxes and Decoders	55
5.6.1 AWM(A-Bus write mux)	55
5.6.2 ACI Decoder	55
5.6.3 INC, DEC, RST Decoder	56
5.6.4 JMP Mux	56
5.6.5 PRM Decoder	57
5.6.6 OPR Decoder	57
5.7 Registers	58
5.7.1 Shift Registers (G0, G1, G2)	58
5.7.2 Looping Registers (K0, K1)	59
5.7.3 Data registers(MDDR/MIDR)	59
5.7.4 AW registers(AWT/AWG)	60
5.7.5 AR registers(ART/ARG)	60
5.7.6 PC	60
5.7.7 ALU((Arithmetic and Logic Unit))	61
6 Timing Diagrams of Instructions	62
7 Hardware Debugging Features	72
8 Problems Faced & Solutions	74
9 Compiler and Simulator	75
9.1 Workflow of the Programmer or Architect	75
9.2 How the Compiler and Simulator Work	79
9.2.1 Parsing the ISA	79
9.2.2 Making the define file	79
9.2.3 Compiling	80
9.3 Simulation	80
10 Communications	81
10.1 Overview	81
10.2 Transmitter	82
10.3 Receiver	82
10.4 Data Retriever	82
10.5 Tx Modifier / Cropper	83
10.6 Data Writer	84
10.7 Serial Link	84

10.8 MATLAB script	84
11 Results	86
11.1 Downsample by factor 2	86
11.2 Downsample by factor 3	87
11.3 Downsample by factor 5	87
11.4 Bilinear Upsampling	88
11.5 Custom Filtering	88
11.6 Edge Detection	89
11.7 Gaussian Smoothing	89
11.8 Prime finding	90
11.9 Pascal Triangle	90
11.10 Fibonacci Series	90

1 | Introduction

The major challenge in designing a processor is the trade-off between size of ISA, hardware complexity and user friendliness. ABRUTECH is a unique custom processor highly optimized to manipulate matrices while preserving the functionalities of a generic processor. It has been designed to strike the delicate balance in the above tradeoffs. While having only 16 instructions, the ISA of ABRUTECH is crafted to be simple, yet highly powerful and is implemented using only 1000 logic elements.



This is demonstrated in the results section, with sample programs that are only 30-40 bytes long but are able to downsample and upsample any 512x512 image by any integer, detect edges, find prime numbers and Fibonacci numbers...etc.

ABRUTECH works with an 8-bit wide, 262144-bit (512x512) deep data memory and an 8-bit wide 256-bit deep instruction memory, both of which can be loaded through UART. The system was coded in Verilog HDL using Intel Quartus II Prime and implemented successfully on an Altera de2-115 development board.

While being an 8-bit processor, (bus sizes and most register sizes being 8-bit), ABRUTECH features a 12-bit ALU and accumulator, which allows it to process calculations with intermediate steps that give results up to 4096, without causing an overflow error. The ALU is also designed to perform round-off divisions (unlike the typical floor division), to improve accuracy.

Our processor also features a special module called Address Maker, which (optionally) allows the programmer to navigate a 512 x 512 matrix either row wise or column wise, without the need of a complex algorithm. This helps in implementing image processing algorithms such as downsampling, nearest neighbor upsampling, upsampling by bilinear interpolation.

Another special feature in ABRUTECH is a bank of shift registers, which help to perform

linear convolution operations several times faster. Together with Address Maker, this allows the programmer to perform 2D convolution with a linearly decomposable kernel, such as Gaussian smoothing or edge detection, without losing a row and a column of data in the process, as with the traditional algorithms.

The qualities of a generic processor are also preserved, which is presented in the section ‘Preservation of Genericity’. Algorithms to calculate the Fibonacci sequence and to find prime numbers less than 256 have been implemented and presented with results.

Results section of the report portrays the results of each of these algorithms. Implementation of each of these algorithms resulted in a sum of squared difference (SSD) error of zero, which shows the accuracy of our FPGA implementation.

We also built a corresponding compiler program, which scans the excel sheet where ISA is specified and translates the algorithm written in human language to an array of binary values, which are then sent to the instruction memory through UART. The compiler identifies syntax errors, which allows the programmer to write assembly code with ease, using our ISA.

In addition to the compiler, we also built a simulator software for ABRUTECH. The simulator can run the algorithm like the processor and show the values of registers and memory at each step, helping us debug an algorithm fast and remotely, without repeatedly loading it into the processor.

The system itself is implemented with hardware debugging features, such as the ability to run the processor either at 1 Hz clock frequency, 10 MHz clock frequency or through a manual clock provided by a push button. We are able to see the currently fetched instruction and currently retrieved data on 7 segment displays and LED bulbs.

Our processor is also free of major hardware vulnerabilities, such as spectre and meltdown since we did not have the time to implement the branch prediction and speculative execution modules.




Figure 1.1: Downsample by any integer upto 16, upsample, detect-edges, apply custom filters using only about 30 lines of code

2 | Instruction Set Architecture (ISA)

The ISA of ABRUTECH was designed with the objective of striking a delicate balance between different goals with mutual trade-offs. With only 16 instructions each of which execute in only 2.2 clock cycles on average, our ISA and the compiler allow the programmer to write programs quickly that take only 1.8 bytes of memory per instruction on average.

Our ISA was designed to incorporate advantageous features from both RISC and CISC instruction sets. As in RISC, each operation is designed to perform a specific task, especially the load and store operations are maintained strictly separate. However, unlike RISC, not all instructions are of equal length, but are either 1, 2 or 4 bytes long. Certain instructions are encoded, resulting in high code density. This allows building smaller programs that use the limited instruction memory efficiently while also allowing faster execution. However, this is balanced with maintaining moderate hardware level complexity in our system architecture.

FEATURES

- Number of Instructions = 16
- Number of Microinstructions = 35
- Average number of clock cycles per instruction (Excluding Fetch cycle) = 2.2
- Average number of clock cycles per instruction (Including Fetch cycle) = 3.87
- Average memory used per instruction (with operand and parameter) = 1.8 bytes

Figure 2.1: Key Features

Figure 2.2: Code examples to portray the unique ISA design

Sample code given to the compiler. Each line corresponds to one byte in memory		Output from Compiler
LOAD : FROM_MAT	# This is a comment	81
RSET		128
[a11]		255
COPY	# Can write to many	112
[AC -> MDDR, K0, G0]	# registers at once	22
INCR	# Can increment many	160
[K0, AC, ART, ARG]	# registers at once	102
\$loop1 STAC : TO_MAT	# Loops names are replaced	98
JUMP : NZ_ART	# with line numbers	150
[loop1]	# by the compiler	7

Figure 2.3: Three types of instructions, based on number of operands



2.1 Design Goals and Features

2.1.1 Minimizing the number of instructions in ISA

Inspired from RISC, we decided to have replace groups of instructions with single instructions that take parameters and operands to decide what should be done. With only 16 instructions, the structure of our instructions are as shown.

Figure 2.4: Instruction types and examples

Type of Instruction	Length (bytes)	Example	Example binary
Without Parameter:			
A	1	<ul style="list-style-type: none"> • TOGL • NOOP 	1111 0000 0001 0000
With Parameter:			
		<ul style="list-style-type: none"> • LOAD : FROM_MAT • STAC : TO_MAT 	0101 0001 0110 0010
Without Parameter:			
B	2	<ul style="list-style-type: none"> • COPY [AC → MDDR, G0, K0] • INCR [ART, AC, K0] 	0111 0000 000 10110 1010 0000 0110 0010
With Parameter:			
		<ul style="list-style-type: none"> • JUMP : Z_AC [210] 	1001 0010 1101 0010
C	4	<ul style="list-style-type: none"> • LADD : TO_AR [262142] 	0100 0111 0000 0011 1111 1111 1111 1110

2.1.2 Minimizing the number of lines of a program

We believe, an advanced ISA should enable the programmer to program intuitively and do things faster with shorter code. For example, COPY instruction in our ISA is used to copy data from any register to any or to all registers at a single step, eliminating the need for multiple MOVE instructions. Similarly, INCR (increment), DECR (decrement), RSET (reset) instructions can take multiple register names as operands, which are bundled within one 8-bit word as operand after compilation.

- COPY [K0 ← MDDR] : Copies MDDR into K0
- COPY [all ← AC] : Copies AC into all registers at once
- INCR [K0, AC, ART] : Increment all these registers at once
- JUMP: Z_AC [11] : Jump to 11 if AC is zero

2.1.3 Reducing the number of total number of clock cycles needed for the program to run

The compiler encodes multiple operands (names of many registers that can be incremented at once) into one operands 8-bit integer, which is decoded by a demultiplexer module called OPR (Operand Router) in our architecture. Similarly, the opcode (eg: JUMP) and the parameter (eg: Z_AC, that defines what should be checked before jump) are encoded into one 8-bit opcode which is decoded by another demultiplexer called PRM (Parameter Router).


This allows the programmer to write code faster, in an intuitive way which actually executes inside the processor at a single clock cycle.

2.1.4 Matrix Manipulation

Our processor is designed with Matrix manipulation in mind. The ISA allows the programmer to optionally navigate a 262,144-words deep memory as a 512×512 matrix, both row-wise and column-wise, while detecting overflows at any pre-set point.

The address bus of the memory consists of 18 bits. Of this, the first 9 bits correspond to the column number and the last 9 bits correspond to the row number. By adjusting these two 9-bit halves of the address bus, the programmer is able to navigate to any pixel and to perform read, write operations along the rows (by incrementing last 9 bits) and along the columns (by incrementing first 9 bits).

Figure 2.5: Horizontal and Vertical Pointers for Matrix Manipulation



We introduce the concept of two address pointers as shown in the above figure: the read_pointer and the write_pointer, which point to the address where data can be read from and written to, at the moment. This allows the programmer to read from one location and write into another location, while incrementing the row-column halves of read and write pointers independently.

2.1.5 Linear Decomposition of 2D Algorithms


Many 2D image processing operations such as downsampling, upsampling and convolution by important kernels (gaussian kernel, edge detection kernels) can be decomposed into linear operations. To exploit this and build shorter and faster code, our ISA also allows the programmer to do the same operation both row-wise and then column-wise, without code replication. We introduce the concept of row-column toggling to allow the programmer perform this.

This is achieved by allowing the programmer to change the order in which two 9 bit registers are connected to the Address register MDAR, based on a toggle register. The toggle register (ZT) placed inside the address maker determines the row vs column navigation. The following table explains this design concisely.

Toggle	When Reading	When Writing	
ZT = 0	MDAR = {ARG, ART}	MDAR = {AWG, AWT}	Navigating along the column
ZT = 1	MDAR = {ART, ARG}	MDAR = {AWT, AWG}	Navigating along the row

In the program, when reading, the programmer can keep incrementing a 9-bit register ARG and when that overflows, increment another 9-bit register ART. When performing this with TOG = 0, ART and ARG are connected to the column (first half) and row (second half) of address respectively. This allows the programmer to read along the row. Once done, the programmer can loop to the top of the code and set TOG = 1. Now, ART and ARG get connected to row (second half) and column (first half) of address. Now the same code executes, while performing the operation along the columns instead.

Figure 2.6: How Z_TOGL flag changes the address composition




2.2 Registers and Datapath

REGISTERS (13)						
REGISTER	SIZE	IDR	A	NAME	DESCRIPTION	
INSTRUCTION	PC	8		Program Counter	Connected to the address bus. Ins-memory sends data to data bus based on this address	
	STATE	8		State	Stores current state (micro instruction)	
	PARAM	8		Paramteter	Stores parameter of last operand	
	MIDR	8	W	Memory Instruction Data Register	Ins.Data - Data (opcode/ operand) from i_mem comes into here	
DATA	MDAR	18	*	Memory Data Address register	Address Register for d_mem	
	MDDR	8	RW	Memory Data Data register	Data reg for d_mem	
	ART	9	*	Constant Reading Address	Constant half of address to be read	
	ARG	9	*	Changing Reading Address	Changing half of address to be read	
	AWT	9	*	Constant Writing Address	Constant half of address to be written	
	ANG	9	*	Changing Writing Address	Changing half of address to be written	
CALC	AC	12	*	RW Accumulator	Stores result of calculations. NOTE: 12 bit allows to add upto 16 8-bit values without overflow error	
	K0	8	*	RW K0 - Loop register	Loop Registers (Can be used as GPR) When writing for the first time, stores that value the the main register as well as in a hidden reference register.	
	K1		*	RW K1 - Loop register	When writing furthur, if current value = reference, raises the zero flag. Register operation can be reset by RSET	
	G0	8	RW	G0 - Shift register	Can write only to G0 from A bus.	
	G1		W	G2 - Shift register	But all three can be read to A bus. When writing to G0, values shift as: G2 <- G1 <- G0	
	G2		W	G3 - Shift register		
FLAG	Z	1			Zero Flag (if AC = 0)	
	ZT	1			Manual flag, Toggable register 1: Read along row: MDAR = A_T,A_G 0: Read along col: MDAR = A_G,A_T	
	ZRG	1			!(ARG = 0): still reading by row	
	ZRT	1			!(ART = 0): still reading by col	
	ZK0	1			Zero if K0 = K0_REF	
	ZK1	1			Zero if K1 = K1_REF	

ABRUTECH

CUSTOM PROCESSOR
OPTIMIZED FOR MATRIX MANIPULATION



2.3 The Instruction Set

2.3.1 COPY

COPY instruction copies an 8-bit data from any one of the registers connected to A-bus into any number of registers connected in the A-bus at once, as shown. Details about the FROM, TO registers are encoded into a single 8-bit operand and decoded using OPR. This instruction was designed as an elegant alternative to numerous move statements in the traditional style: MOV_AC_MDDR, MOV_MDDR_AC, MOV_AC_K1...etc. As a result, it reduces the number of lines in a program (hence reduce instruction memory usage) and number of instructions in the ISA at once.

- Type : B
- Number of bytes : 2
- Possible parameters : none
- No. of clock cycles : 2
- Syntax and examples :

```

COPY
[from_register -> list_of_to_registers]
COPY
[list_of_to_registers <- from_register]

COPY
[K0 -> a11]
COPY
[AC -> K0, K1, MDDR]
COPY
[K0, K1, MDDR <- AC]


```

The compiler parses the line and converts it into two bytes of instruction data as follows. The first byte is the opcode (112) and to generate the next byte, the registers are coded as:

FROM Registers

The first 3 bits of the 8 bit operand of COPY consists of the key number of the FROM register. This is the possible set of registers that can write data into the A-bus. The key values given to these registers (as below) are directly routed to the 3 SEL bits of A-bus-Write-Multiplexor (AWM) though Operand Router (OPR).

0-AC
 1-MDDR
 2-K0
 3-K1
 4-G0
 5-G1
 6-G2
 7-MIDR



TO Registers

The last 5 bits of the 8 bit operand of COPY consists of the key number of the TO register. This is the possible set of registers that can read data from the A-bus. The key values given to these registers (as below) sent to the c_in (data in control) pins of these 5 registers through Operand Router (OPR). This way, we can write into any of the 5 registers at once.

```
0-AC
1-MDDR
2-K0
3-K1
4-G0
```

COPY on Loop Registers

K0 and K1 are special type of loop registers (as described in the module section). When some value is COPY-ed into them for the first time in a program, the same value is also written into their respective REF registers. Afterwards, whenever a new value is COPY-ed, the value of loop registers will change, but their REF will stay constant. The Z flags of these registers turn HIGH when the value stored in the register becomes equal to the REF value.

To change the value of a REF register in the middle of a program, the programmer needs to RSET a loop register, which sets both its value and its REF value to zero and when a new value is COPY-ed afterwards, it gets written into both the loop register and its REF register

1	LODK	1	RSET
2	[5]	2	[AC, K0]
3	COPY	3	COPY
4	[AC → K0]	4	[AC → K0]
5	RSET	5	LODK
6	[AC]	6	[5]
7	COPY	7	COPY
8	[AC → K0]	8	[AC → K0]
9	\$loop INCR	9	\$loop DECR
10 [K0]	10 [K0]
11	JUMP: NZ_K0	11	JUMP: NZ_K0
12	[loop]	12	[loop]

(a) Counting K0 up from 0 to 5

(b) Counting K0 down from 5 to 0

COPY on Shift Registers

G0, G1 and G2 are shift registers. When a value is COPY-ed into G0, the value in G0 automatically shifts (moves) into G1 and that in G1 moves into G2, with G2 value being discarded. This is highly useful when performing linear convolution (into which most major 2D convolutions can be decomposed).

2.3.2 INCR, DECR, RSET

These three instructions are used to increment, decrement or reset any combination of the following 8 registers at once. These were designed as alternatives to INC_AC, INC_K0... instructions in the traditional ISAs and they help to reduce the number of lines of programs and the number of instructions in the ISA.

- Type : B
- Number of bytes : 2
- Possible parameters : none
- No. of clock cycles : 2
- Syntax and examples :

```

INCR      [list_of_registers]
DECR      [list_of_registers]
RSET      [list_of_registers]


INC       [all]
DEC       [AC, K0, K1]
RSET      [K0, K1, AC]

```

The compiler parses the list of operands and converts it into a single 8-bit number as follows:

0-MDAR
1-ART
2-ARG
3-AWT
4-AWG
5-AC
6-K0
7-K1

RSET operation on Loop registers (K0,K1) makes both their register values and their REF values zero and returns the register to the initial state. When a value is COPY-ed into one of them after RSET, that value will be written to both the register and the respective REF register.



2.3.3 JUMP

JUMP instruction is used for branching and looping. It takes one of the following 8 parameters within the latter 4 bits of its 8-bit opcode and allowing the programmer to execute 8 types of jump. The operand that follows is the address within the instruction memory (8 bits) to which jump should be made.

- Type : B
- Number of bytes : 2
- Possible parameters : 9
- No. of clock cycles : 2
- Syntax and examples :

```
JUMP: parameter
[address]

JUMP: Z_AC      # If AC = 0
[100]
JUMP: NZ_AC     # If AC != 0
[100]
JUMP: jump      # Unconditional Jump
[100]
```

Parameters List:

- 1-J
- 2-Z_AC
- 3-NZ_AC
- 4-Z_TOG
- 5-NZ_ARG
- 6-NZ_ART
- 7-NZ_K0
- 8-NZ_K1

The 4 bit parameter and the 8 bit operand of Jump are both routed to the Jump Selector (JMP) module by Parameter Router (PRM) and Operand Router (OPR) respectively. Jump Selector decided whether or not to make the jump, based on the parameter and the 6 different flag signals from 6 registers. The decision is given as the output of JMP module into the c_in (data in control) pin of PC. The OPR routes the address (operand) into the d_in (data_input) of PC register. Hence, if JMP decides to jump, the value in operand will be written into PC.

A Trick for Non-Straightforward Jumps

One could notice that there is no obvious way for the programmer to make a jump if K0 is zero. This is because, the parameters are designed for the most common jump types. However, the programmer can use a clever trick such as the following one to jump using such conditions. Here, when K0 is not zero, the first jump on line 61 is activated, sending the control to line 65, continuing with the rest of the program (as if nothing happened). But when K0 is zero, the jump on line 61 fails and the control goes to the next line (line 63) where an unconditional jump awaits. It sends the control to line 100. The net effect of this trick is, a JUMP is made to line 100 when K0 is zero.

61	JUMP: NZ_K0
62	[65]
63	JUMP: jump
64	[100]
65	

2.3.4 LOAD

- Type : B
- Number of bytes : 2
- Possible parameters : 2
- No. of clock cycles : 3
- Syntax and examples :

```
LOAD: parameter  
[address]  
  
LOAD: FROM_ADR # Treats memory as single array  
[100]  
LOAD: FROM_MAT # Treats memory as a matrix  
[100]
```

Loads data from data memory into MDDR. Takes one of two parameters. With parameter: FROM_ADR, it simply loads the value that corresponds to the current address in MDAR. This is useful for the generic purposes, when we want to treat the memory as a single long array, when we increment the address one by one from 0 to 262143 (without matrix navigation) and read values.

With parameter: FROM_MAT, generates an address from the Matrix read registers: ART and ARG according to TOGL (see 2.6), fills MDAR register and then loads the value corresponding to that address. This is useful for the image processing purposes, since the memory is treated as a 512 x 512 square matrix, which can be navigated row-wise and column-wise by independently manipulating ART, ARG and TOGL registers.

2.3.5 STAC

- Type : B
- Number of bytes : 2
- Possible parameters : 2
- No. of clock cycles : 1
- Syntax and examples :

```
STAC: parameter  
[address]  
  
STAC: TO_ADR # Treats memory as single array  
[100]  
STAC: TO_MAT # Treats memory as a matrix  
[100]
```

Stores data into data memory from AC. Takes one of two parameters. With parameter: TO_ADR, it simply stores the value at the location that corresponds to the current address in MDAR. This is useful for the generic purposes, when we want to treat the memory as a single long array, when we increment the address one by one from 0 to 262143 (without matrix navigation) and write values.

With parameter: TO_MAT it, generates an address from the Matrix write registers: AWT and AWG according to TOGL (see 2.6), fills MDAR register and then stores the value to location corresponding to that address. This is useful for the image processing purposes, since the memory is treated as a 512 x 512 square matrix, which can be navigated row-wise and column-wise by independently manipulating AWT, AWG and TOGL registers.

2.3.6 ADD, SUBT

Adds or subtracts the value in the register from AC and stores result into AC. The name of the register is taken as the parameter. The parameter router (PRM) routes the last 3 bits of the 4-bit parameter into A-bus-Write-Mux (AWM), which releases the value of the appropriate register into A-bus.

- Type : A
- Number of bytes : 1
- Possible parameters : 8
- No. of clock cycles : 1
- Syntax and examples :

ADD: `register_name`
SUBT: `register_name`

ADD: `MDDR`
SUBT: `K0`

SUBT performs absolute subtraction. The output of SUBT is always positive (absolute value) of the result of subtraction. For example, $5 - 3 = 2$ and $3 - 5 = 2$. The ALU was designed this way for the implantation of edge detection algorithms. If not, an edge detection operation such as 255-232 will result in an overflow (when represented in our unsigned 8 bits), which is inappropriate for such operation.

2.3.7 MUL, DIV

Multiplies or divides the value in AC by the given “constant” (Note: not by a register’s value). It was designed this way so that the multiplicand or the divisor are not stored in the registers, but stored in the instruction memory.

- Type : B
- Number of bytes : 2
- Possible parameters : none
- No. of clock cycles : 2
- Syntax and examples :

MUL
[multiplicand]
DIV
[divisor]

MUL
[3]
DIV
[5]

The resulting value of division is rounded-off to nearest integer (unlike truncation in traditional architectures). This is to make sure no errors are obtained due to truncation (or flooring, which usually happens in ALUs) during division. Such division is performed using the following formula:

$$\text{rounded}\left(\frac{a}{b}\right) = \left\lfloor \frac{a}{b} + \left\lfloor \frac{b}{2} \right\rfloor \right\rfloor$$

2.3.8 LODK

Loads the operand into AC. Used to copy a necessary constant into the registers.

- Type : B
- Number of bytes : 2
- Possible parameters : none
- No. of clock cycles : 2
- Syntax and examples :

```
LODK  
[constant_to_be_loaded]
```

```
LODK  
[255]
```

2.3.9 LADD

Loads an 18 bit address from 3 consecutive 8-bit operands into the registers.

- Type : C
- Number of bytes : 4
- Possible parameters : 4
- No. of clock cycles : 7
- Syntax and examples :

```
LODK  
[constant_to_be_loaded]
```

```
LODK  
[255]
```

Parameters:

1. TO _MDAR

Loads 18-bit address into 18-bit register MDAR directly

2. TO _AR

Loads 18-bit address into 9-bit registers ARG and ART, as specified by Z_TOG (see part 5 in Design Goals and Features). Used when it is necessary to move the read pointer to an arbitrary location.

3. TO _AW

Loads 18-bit address into 9-bit registers AWG and AWT, as specified by Z_TOG (see part 5 in Design Goals and Features). Used when it is necessary to move the write pointer to an arbitrary location.

4. TO _AR_REF

Loads 18-bit address into the reference registers of ARG and ART. Initially, these reference registers are set to zero. Then, the flags Z_ARG and Z_ART turn high when ARG and ART are zero, respectively. However, after changing reference registers, Z_ARG and Z_ART become high when ART = ART_REF and ARG = ARG_REF respectively. This is used to set an arbitrary reading range in the matrix (yellow region in figure 2.5).

2.4 ISA: Summary

	OPCODE	Op	BIN	PARAMETERS	EXAMPLE	DESCRIPTION	CLK
GENERAL	END	-	0		END	Make processor idle Given at the end of the program	1
	NOOP	-	16		NOOP	No operation	1
	COPY	RW	112		COPY [K0 -> AC, G0]	Copy value from any register to one, many or all registers in A bus NOTE: Copying to G0 shifts the register banks Copying to loop registers would write into their reference on the first time only	2
	INCR	I	160		INCR [AC, MDDR, K0]	Increment one, many or all incrementable registers by one	2
	DECR	I	176		DECR [AC, MDDR, K0]	Decrement one, many or all decrementable registers by one	2
	RSET	I	128		RSET [AC, MDDR, K0]	Reset one, many or all decrementable registers NOTE: Resetting the Loop registers will reset their references also	2
	LADD	3A	64	6-TO_MDAR 7-TO_AR 8-TO_AW 9-TO_AR_REF	LADD: TO_AR_REF [510]	Fill 18 bit address from 3 operands Param: 6- Fill address to MDAR 7- Fill to ART, ARG in order based on tog bit 8- Fill to AWT, AWG in order based on tog bit 9- Fill to ART, ARG reference registers in order based on tog bit	4
	LODK	K	48		LODK [255]	Load AC from const	2
	TOGL	-	240		TOGL	Toggle the ZT register to interchange row vs column wise operations	1
MEMORY	LOAD	-	80	0-FROM_ADR 1-FROM_MAT	LOAD: FROM_ADR	Load MDDR from memory PARAMETERS: 0 - Create read address from MDAR directly 1 - Create read address from matrix registers	1
	STAC	-	96	0-TO_ADR 2-TO_MAT	STAC: TO_MAT	Store value in AC to memory PARAMETERS: 0 - Create write address from MDAR directly 2 - Create write address from matrix registers	1

BRANCHING & LOOPING	JUMP	A	144	1-J 2-Z_AC 3-NZ_AC 4-Z_TOG 5-NZ_ARG 6-NZ_ART 7-NZ_K0 8-NZ_K1	JUMP: Z_AC [210]	Jump to instruction address PARAMTERS: 1 - Unconditional jump. 2 - If (AC = 0) 3 - If (AC != 0) 4 - If (Toggle reg = 1) 5 - If (ARG != ARG_REF) 6 - If (ART != ARG_REF) 7 - If (K0 != K0_REF) 8 - If (K1 != K1_REF)	2
						Unconditional jump can be used to create other types of jumps	
ARITHMATIC	ADD	RR	192	0-AC 1-MDDR 2-K0 3-K1 4-G0 5-G1 6-G2 7-MIDR	ADD : MDDR	Add given register to AC PARAMTERS: Register names	1
	SUBT	RR	208	0-AC 1-MDDR 2-K0 3-K1 4-G0 5-G1 6-G2 7-MIDR	SUBT : MDDR	Subtract register from AC and return the absolute value PARAMTERS: Register names	1
	DIV	K	224		DIV [20]	Divide AC by given value NOTE: Result is rounded off to the nearest integer (not truncated)	2
	MUL	K	32		MUL [20]	Multiply AC by given value	2

3 | Mathematical Justification of Algorithm Design

Downsampling is a simple operation in digital signal processing. However, as we show in 3.0.1, the aliasing effect arises if the image is downsampled improperly. To avoid aliasing, the image is generally convolved with a kernel with low pass characteristics before downsampling. Hence, there are many algorithms that can be used for aliasing-free downsampling. However, when a kernel with an improper cut off frequency is used, the output image would either lack some major, required frequency component or would have unwanted frequency components which lead to aliasing. Therefore, the choice of the suitable kernel for smoothing is paramount in a precise downsampling process.

In this section, we present the mathematical argument of how the averaging filter of length k provides a remarkably suitable anti-aliasing effect for downsampling by any integer factor of k . We first derive the required cut off frequency to avoid aliasing when downsampling by a factor of k and then show that this filter provides the accurate 3 dB frequency for any value of k . We also show that the more commonly used 0.25 [1 2 1] filter, which is regarded as an approximation to Gaussian filter is only suitable for downsampling by a factor of three and is highly inaccurate for any other downsampling factor.

In addition to the low pass characteristics, this filter is easily implementable in a custom processor, since we simply need to add the consecutive values and divide, eliminating the need to scale individual values or remember past and future values.

3.0.1 Aliasing effect and the required 3-db cut off frequency for downsampling

Consider a one dimensional signal $i_{in}[n]$. Downsampling by an integer factor of k is a process that scales the input variable as in the following expression:

$$i_{out}[n] = i_{in}[kn] \quad ; \quad k \in \mathbb{Z}^+$$

In Fourier domain, the frequency spectrum expands in frequency axis by a factor of k as a result of downsampling:

$$\begin{aligned} i_{in}[n] &\xrightarrow{DTFT} I_{in}(\omega) \\ i_{out}[n] = i_{in}[kn] &\xrightarrow{DTFT} I_{out}(\Omega) = \frac{1}{k} I_{in}\left[\frac{\omega}{k}\right] \end{aligned}$$

Hence, the frequencies present the range of $\omega \in \left[-\frac{\pi}{k}, \frac{\pi}{k}\right]$ will be expanded to take the full range of $\omega \in [\pi, \pi]$. During this process, frequencies of the range $\omega \in \left[-\frac{\pi}{k}, \pi\right]$ wrap

around, causing aliasing. Hence, these frequencies need to be removed by a lowpass filter of cutoff frequency $\omega_c = \frac{\pi}{k}$.

$$\text{Required } \omega_c = \frac{\pi}{k}$$

3.0.2 Low pass characteristics of the averaging filter with length k

Downsampling by averaging with a filter length k is similar to first passing the signal through a filter with impulse response $a[n]$ and then applying the downsampling operation.

$$a[n] = \begin{cases} \frac{1}{k}, & \text{if } n \in [0, k-1] \\ 0 & \text{otherwise} \end{cases}$$

The frequency characteristics of this rectangular impulse response can be analyzed by DTFT as:

$$\begin{aligned} a[n] &\xrightarrow{\text{DTFT}} A(\omega) \\ X(\omega) &= \sum_{n=-\infty}^{+\infty} h[n] \cdot e^{-j\omega n} \\ &= \sum_{n=0}^{k-1} \frac{1}{k} \cdot e^{-j\omega n} \\ &= \frac{1}{k} \cdot e^{-j\omega \left(\frac{k-1}{2}\right)} \cdot \frac{\sin\left(\frac{k\omega}{2}\right)}{\sin\left(\frac{\omega}{2}\right)} \\ |X(\omega)| &= \frac{1}{k} \cdot \frac{\sin\left(\frac{k\omega}{2}\right)}{\sin\left(\frac{\omega}{2}\right)} \end{aligned}$$

Using this, we derive the 3-db cut off frequencies for $k = 2, 3, 4$ onwards:

$$|X(\omega_c)| = \frac{1}{\sqrt{2}} |X(\omega)| \implies \omega_c = 0.5\pi \quad \text{for } k = 2$$

k = downsampling factor	Required ω_c	ω_c from the averaging filter of length k
2	0.5000π	0.5000π
3	0.3300π	0.3110π
4	0.2500π	0.2280π
5	0.2000π	0.1803π
6	0.1667π	0.1495π
10	0.1000π	0.0890π
15	0.0667π	0.0592π

From the above table, it can be seen that the anti-aliasing low pass characteristics of the averaging filter of length k is remarkably suited for downsampling by a factor of k . It should also be noted that filter is in fact precisely suitable for a factor of 2.

3.0.3 The 3-db frequency of discrete approximation of Gaussian kernel

In image processing applications, it is a common practice to use the following 2D kernel or its corresponding decomposed 1D kernel for smoothing and removing high frequency components of the image.

$$h_{2D} = \frac{1}{16} \begin{bmatrix} 1 & 2 & 1 \\ 2 & 4 & 2 \\ 1 & 2 & 1 \end{bmatrix} \quad h_{1D}[n] = \left\{ \frac{1}{4}, \frac{1}{2}, \frac{1}{4} \right\}$$

Standard deviation of the Gaussian function approximated by the kernel

This kernel is considered as the discrete approximation to a Gaussian kernel. To find the cut off frequency of that Gaussian kernel, we first find the variance (standard deviation) of the closest Gaussian kernel. For this, we minimize the error between a general continuous Gaussian distribution $g_\sigma(t)$ with zero mean and the given kernel.

$$\begin{aligned} g_\sigma(t) &= \frac{1}{\sqrt{2\pi\sigma^2}} \exp\left(-\frac{t^2}{2\sigma^2}\right) \\ \mathcal{E}(\sigma) &= \sqrt{\left(h[-1] - g_\sigma(-1)\right)^2 + \left(h[0] - g_\sigma(0)\right)^2 + \left(h[1] - g_\sigma(1)\right)^2} \\ \frac{d}{d\sigma}\mathcal{E}(\sigma) &= 0 \implies \sigma = 0.8133 \\ \frac{d^2}{d\sigma^2}\mathcal{E}(0.8133) &> 0 \implies \text{local minum at } \sigma = 0.8133 \end{aligned}$$

Hence, the the closest standard deviation of the Gaussian function approximated by smoothing kernel is 0.8133.

Low pass characteristics of the Gaussian kernel

The Fourier transform of a continuous Gaussian pulse is also a Gaussian pulse with a standard deviation in frequency domain inversely proportional to that in time domain.

$$g_\sigma(t) \xrightarrow{\mathcal{F}} G_\sigma(f)$$

$$\text{where } G_\sigma(f) = \exp\left(-2\pi^2 f^2 \sigma^2\right)$$

$$\text{with } s^2 = \frac{1}{4\pi^2\sigma^2} \quad \text{and} \quad A = \sqrt{2\pi s^2}$$

To find the 3-db cut off frequency of this Gaussian pulse, we find the frequency where the power drops to half of the $G_s(0)$

$$\begin{aligned} G_s(f) &= A \frac{1}{\sqrt{2\pi s^2}} \exp\left(-\frac{f^2}{2s^2}\right) \\ &= A \cdot g_s(f) \end{aligned}$$

$$\begin{aligned}
\frac{1}{\sqrt{2}}G_s(0) &= G_s(f_c) \\
\frac{1}{\sqrt{2}} &= \exp\left(-\frac{f^2}{2s^2}\right) \\
f_c &= \sqrt{\ln 2} \cdot s \\
&= 0.6516 \quad \text{for } \sigma = 0.8133 \\
\omega_c &= 0.3258\pi \quad \text{for } \sigma = 0.8133
\end{aligned}$$

Hence the 3-db cutoff frequency of the Gaussian function that was approximated by the kernel in 3.0.3 is 0.3258π . As per the required cut off frequency derived in 3.0.1, this is only suitable for downsampling by a factor of 3, not by 2. When downsampling by 2 after smoothing with this kernel, it tends to smooth too much, attenuating some frequencies that are actually required, causing a slight error.

Low pass characteristics of the kernel without approximating to Gaussian

The above method of approximating a discrete kernel to a continuous Gaussian may not be rigorous since it introduces a slight error of its own when approximating. Hence, in this section, we analyze the low cut off frequency of the discrete kernel itself by taking the discrete-time-fourier-transform (DTFT) of the standard smoothing kernel.




$$\begin{aligned}
h[n] &= \left\{ \frac{1}{4}, \frac{1}{2}, \frac{1}{4} \right\} \\
h[n] &\xrightarrow{DTFT} X(\omega)
\end{aligned}$$

$$\begin{aligned}
X(\omega) &= \sum_{n=-\infty}^{+\infty} h[n] \cdot e^{-j\omega n} \\
&= \frac{1}{4}e^{j\omega} + \frac{1}{2} + \frac{1}{4}e^{-j\omega} \\
&= \frac{1}{2}(1 + \cos(\omega)) \quad \text{for } \omega \in [-\pi, \pi]
\end{aligned}$$

Then we proceed to derive the 3-db cutoff frequency of this kernel.

$$X(\omega_c) = \frac{1}{\sqrt{2}}X(\omega) \implies \omega_c = 0.3641\pi$$


Once again, we see that this kernel is suitable for downsampling by an integer of 3 only.



4 | Algorithms

It was mathematically justified that the averaging algorithm is far superior to Gaussian smoothing algorithm in terms of preventing aliasing as well as in terms of reduced computational complexity.


The averaging algorithm works in the following fashion. When downsampling by 3, from the input image, a square of 9 pixels are taken, and their average is stored into the first pixel. Then the next (non-overlapping) 3x3 square is chosen and its average is stored into the second pixel. This way, 172 x 172 pixels are populated. The last 2 rows and columns are omitted since, 512 is not properly divisible by 3 (remainder is 2). Note that we do not lose any necessary information in this method, unlike in traditional algorithms.




Two ways of implementing the averaging algorithm are discussed below, with their advantages and disadvantages. The Snake algorithm is better for downsampling by 2 and 3 and the Squeeze algorithm is better for integers from 4 to 15.

4.1 Downsampling: Squeeze Averaging Algorithm

Figure 4.1: Downsampling by 3 using Squeeze Algorithm



The squeeze algorithm (as we named it) produces the above output when downsampling by a factor of 3. The key intuition in this approach is 2D averaging operation is decomposable into linear averaging. That is, averaging every 3×3 square is mathematically identical to linearly averaging 3 pixels along the rows and then doing the same along the columns.



This approach makes use of our TOGL operation (see: 2.6) to avoid code replication, reducing the program size by half.

Disadvantages

However, the main disadvantage of this algorithm is the time taken (number of clock cycles) to execute it. From the output image, it can be observed that unwanted data has been written (STAC'ed) into the upper left and lower right regions. Also, since we read by rows and then by columns, each pixel is LOAD'ed twice, which is ineffective, given LOAD takes 3 clock cycles to execute. To eliminate these disadvantages, the Snake Algorithm was invented and used for downsampling by 2.

Advantages

The main advantage of this algorithm is the number of values it needs to store inside the processor during each iteration. Since we perform linear averaging here, to downsample by 3, we only need to add 3 numbers in the AC register, not 9. This means, this algorithm can be used to downsample by any integer upto 16 (since our AC is 12-bit and hence allows adding upto 16 8-bit numbers without overflow).

Program: Downsampling by 2 using Squeeze Algorithm

```
1  # Squeeze Downsampling by 2
2  # 29 lines(bytes)
3  $part2      RSET
4          [all]
5          COPY
6          [AC -> all]
7          TOGL
8  $rloop    RSET
9          [AWG]
10         $ploop   LOAD: FROM_MAT
11         COPY
12         [MDDR -> AC]
13         INCR
14         [ARG]
15         LOAD: FROM_MAT
16         ADD : MDDR
17         DIV
18         [2]
19         STAC: TO_MAT
20         INCR
21         [ARG, AWG]
22         JUMP: NZ_ARG
23         [ploop]
24         INCR
25         [ART, AWT]
26         JUMP: NZ_ART
27         [rloop]
28         JUMP: Z_TOG
29         [part2]
30         LADD: TO_AW
31         [130815]
```


Program: Downsampling by Any Integer using Squeeze Algorithm

```


1  # Squeeze Downsampling ANY integer upto 16
2  # 40 lines(bytes)
3  RSET                                # Downsample by any integer
4      [all]                             # Take f = downsampling factor
5  LADD : TO_AR_REF                     # and set the following values
6      [510,510]                         # [ 512 % f, 512 % f]
7
8
9  LODK
10     [15]                            # [f]
11  COPY
12      [AC -> K0]
13  $part2 TOGL
14  RSET
15      [AWG,AWT,ARG,ART]
16  $loop      RSET
17      [AC]
18  COPY
19      [AC -> K0]
20  $add      LOAD : FROM_MAT
21      ADD : MDDR
22      INCR
23          [ARG, K0]
24  JUMP : NZ_K0
25          [add]
26  DIV
27      [15]      # [f]
28  STAC : TO_MAT
29  INCR
30          [AWG]
31  JUMP: NZ_ARG
32          [loop]
33  INCR
34          [ART, AWT]
35  RSET
36          [AWG]
37  JUMP: NZ_ART
38          [loop]
39  JUMP: Z_TOG
40          [part2]
41  LADD: TO_AW
42      [34,34]                         # [ floor(512 / f), floor(512 /
43          f) ]
44

```

4.2 Snake Averaging Algorithm



The snake algorithm (as we named it) produces above output when downsampling by 2. It is implemented as shown in the following figure.



The read pointer (see: 2.5) starts at pixel (0,0), in the first iteration, it moves along the blue arrows (like a snake), reading the values from 4 pixels in the blue square and ends up on pixel (0,2). The average of those 4 pixels is written to (0,0). On second iteration, the pointer moves like a snake again, along orange arrows. After finishing the 256 big squares along the first row, the pointer moves to the pixel at (2,0) and follows the green arrows. This way, row by row, a 256×256 image is filled (overwritten) as output.

Disadvantages

The major disadvantage of this algorithm is the number of values it needs to store inside the processor during each iteration. Since we perform 2D averaging here, to downsample by 3, we need to add 9 numbers in the AC register. This means, this algorithm cannot be used to downsample by any integer above 3 (since our AC allows adding upto only 16 8-bit numbers). Downsampling by 4 requires adding 16 integers, which might overflow the AC.

Advantages

The advantage of this algorithm is the speed. Each pixel is read ONLY once and only the necessary region is overwritten, which minimizes time.

Program: Snake Algorithm

```
1  # Snake Downsampling by 2
2  # 32 lines(bytes)
3  RSET
4      [all]
5  $row          RSET
6                  [AWG]
7  $pixel        LOAD: FROM_MAT
8  COPY
9      [MDDR -> AC]
10 INCR
11      [ART]
12 LOAD: FROM_MAT
13 ADD : MDDR
14 INCR
15      [ARG]
16 LOAD: FROM_MAT
17 ADD : MDDR
18 DECR
19      [ART]
20 LOAD: FROM_MAT
21 ADD : MDDR
22 DIV
23      [4]
24 STAC: TO_MAT
25 INCR
26      [ARG, AWG]
27 JUMP: NZ_ARG
28      [pixel]
29 INCR
30      [ART, AWT]
31 INCR
32      [ART]
33 JUMP: NZ_ART
34      [row]
```

4.3 Gaussian Smoothing

We do not use Gaussian Smoothing to downsample an image (see: Mathematical Justification of Algorithm Design). However, we have implemented a shift register bank to make convolution operations efficient with our processor. This is demonstrated by our Gaussian Smoothing algorithm.

4.3.1 Problem with the Traditional Algorithms

In the traditional algorithms, there exists a problem of overwriting. Convolution (say by a kernel of size 3) requires the original values of previous and next pixels to compute the output of current pixel. This means, after overwriting the first pixel, to compute fr the second pixel, we would need the initial value of first pixel, which is lost by overwriting.


To avoid this issue, one can use two separate memories for input and output (hence no overwriting). This is very inefficient when considering hardware-wise. Instead, in the traditional algorithms, the average of a 3x3 square is calculated and put into the top right corner, to overcome this issue. However, this approach has the undesirable effect of shifting the image to the left and top by 1 pixel (i.e. The output is a shifted and smoothed version of input, one row and one column are lost).

4.3.2 Our solution

In our processor, by using a shift register bank, the original values of 3 consecutive pixels are stored right within the processor. This allows us the programmer to execute a far superior algorithm, that is several times faster. Our algorithm does not suffer either the overwriting problem or the missing rows problem encountered by traditional algorithms.

$$\begin{array}{|c|c|c|} \hline 1 & 2 & 1 \\ \hline 2 & 4 & 2 \\ \hline 1 & 2 & 1 \\ \hline \end{array} = \begin{array}{|c|} \hline 1 \\ \hline 2 \\ \hline 1 \\ \hline \end{array} \times \begin{array}{|c|c|c|} \hline 1 & 2 & 1 \\ \hline \end{array}$$

Since the discrete gaussian kernel is decomposable into simple linear kernels, convolution by the 3x3 kernel can be achieved by first convolving the image along the columns by the vertical 3x1 kernel and then convolving the result along the row by the horizontal 1x3 kernel.



This method can be done fast and without code replication, using the shift registers, address maker and toggle functionality (see 2.6) available in our architecture. As shown above, these features allow us to execute only one load and one store operation per one step of convolution, rather than requiring 3 read operations and 3 address shift operations if implemented otherwise.

Program: Gaussian Smoothing

```
1  # Gaussian Smoothing
2  # 48 lines(bytes)
3  RSET
4      [all]
5  $tLoop TOGL
6      $rLoop LOAD : FROM_MAT
7          COPY
8              [MDDR -> G0]
9          COPY
10             [MDDR -> G0]
11          INCR
12             [ARG]
13          LOAD : FROM_MAT
14          COPY
15              [MDDR -> G0, AC]
16          ADD : G1
17          ADD : G1
18          ADD : G2
19          DIV
20              [4]
21          INCR
22              [AWG, ARG]
23  $pLoop LOAD : FROM_MAT
24          COPY
25              [MDDR -> G0, AC]
26          ADD : G1
27          ADD : G1
28          ADD : G2
29          DIV
30              [4]
31          STAC : TO_MAT
32          INCR
33              [AWG, ARG]
34  JUMP: NZ_ARG
35      [pLoop]
36      COPY
37          [G0 -> AC]
38      ADD : G0
39      ADD : G1
40      DIV
41          [4]
42      STAC : TO_MAT
43      INCR
44          [AWG, AWT, ART]
45  JUMP: NZ_ART
46      [rLoop]
47  JUMP: Z_TOG
48      [tLoop]
49  DECR
50      [AWG, AWT]
```

4.4 Edge Detection Algorithms

Prewitt edge detection kernel, which is decomposable into a two linear kernels as below is used for our edge detection algorithm. The pixels are loaded into the shift registers and the next pixel's value is subtracted from the last pixel's value to get and the absolute value of the output (see: Instruction: SUBT) is stored into the current pixel location.

$$\begin{bmatrix} 1 & 1 & 1 \\ 0 & 0 & 0 \\ -1 & -1 & -1 \end{bmatrix} = \begin{bmatrix} 1 \\ 0 \\ -1 \end{bmatrix} \times [1 \ 1 \ 1]$$

Vertical edges and horizontal edges are detected independently (by loading two different programs) and the resulting images are combined in MATLAB to produce the final output.

Program: Vertical Edge Detection Algorithm

```

1  # Vertical Edge Detection
2  # 35 lines(bytes)
3  RSET
4      [all]
5      $row    LOAD: FROM_MAT
6      COPY
7          [MDDR -> G0]
8      COPY
9          [MDDR -> G0]
10     INCR
11     [ARG]
12     LOAD : FROM_MAT
13     COPY
14         [MDDR -> AC, G0]
15     SUBT : G2
16     STAC : TO_MAT
17     INCR
18         [AWG, ARG]
19     $pixel LOAD: FROM_MAT
20     COPY
21         [MDDR -> AC, G0]
22     SUBT : G2
23     STAC : TO_MAT
24     INCR
25         [AWG, ARG]
26     JUMP: NZ_ARG
27         [pixel]
28     COPY
29         [G0 -> AC]
30     SUBT : G2
31     STAC : TO_MAT
32     INCR
33         [AWG, AWT, ART]
34     JUMP: NZ_ART
35         [row]
36     DECR
37         [AWG, AWT]

```

Program: Horizontal Edge Detection Algorithm

```
1  # Horizontal Edge Detection
2  # 36 lines(bytes)
3  TOGL
4  RSET
5      [all]
6      $row    LOAD: FROM_MAT
7          COPY
8              [MDDR -> G0]
9          COPY
10             [MDDR -> G0]
11          INCR
12              [ARG]
13          LOAD : FROM_MAT
14          COPY
15              [MDDR -> AC, G0]
16          SUBT : G2
17          STAC : TO_MAT
18          INCR
19              [AWG, ARG]
20          $pixel   LOAD: FROM_MAT
21              COPY
22                  [MDDR -> AC, G0]
23              SUBT : G2
24              STAC : TO_MAT
25              INCR
26                  [AWG, ARG]
27          JUMP: NZ_ARG
28              [pixel]
29          COPY
30              [G0 -> AC]
31          SUBT : G2
32          STAC : TO_MAT
33          INCR
34              [AWG, AWT, ART]
35          JUMP: NZ_ART
36              [row]
37          DECR
38              [AWG, AWT]
```

4.5 Upsampling Algorithms

Two types of upsampling operations (resizing a 256x256 image into 512x512) have been implemented using two different interpolation techniques.

4.5.1 Nearest Neighbor Interpolation

Nearest neighbor interpolation is the simplest (zeroth order) of upsampling algorithms. First the read pointer is moved to the end of the input image (255,255) and write pointer is moved to the end of the output image (511,511). Then the pointer moves backwards, picks up a pixel and writing it to both (511,511) and (510,510). In next iteration, (254,254) is written into (509,509) and (508,508). This way, the pointers move along the rows until whole image is covered.

Program: Nearest Neighbor Upsampling Algorithm

```
1  # Upsampling by 2
2  # Nearest Neighbour Interpolation
3  # 38 lines(bytes)
4  RSET
5      [all]
6  $part2    TOGL
7  RSET
8      [all]
9  LODK
10     [255]
11  COPY
12     [AC -> K0]
13  $row    RSET
14     [AC]
15  COPY
16     [AC -> K0]
17  $countLoop INCR
18     [K0,ARG]
19  JUMP : NZ_K0
20     [countLoop]
21  INCR
22     [ARG]
23  $spacingPixel DECR
24     [ARG, AWG]
25  LOAD: FROM_MAT
26  COPY
27     [MDDR -> AC]
28  STAC :TO_MAT
29  DECR
30     [AWG]
31  STAC :TO_MAT
32  JUMP: NZ_ARG
33     [spacingPixel]
34  INCR
35     [AWT, ART]
36  JUMP: NZ_ART
37     [row]
38  RSET
39     [all]
40  JUMP : Z_TOG
41     [part2]
```

4.5.2 Bilinear interpolation

Bilinear interpolation is a first order interpolation algorithm. To perform this, in our algorithm, we first perform nearest neighbor upsampling. Next, we start at (0,0) and traverse the image along rows, averaging two pixels at a time and writing the output into one of them. This way, we linearly interpolate along rows. Then, using our TOGL function, we do the same along the columns without code replication.

Bilinear interpolation can be done with our processor, without performing Nearest neighbor in the first place. The two operations have to be combined within one loop. Due to lack of time, we could not implement that kind of algorithms.

Program: Bilinear Upsampling Algorithm

```

1   # Upsampling by 2
2   # Nearest Neighbour Interpolation
3   # 58 lines(bytes)
4   $part2    TOGL
5   RSET
6   [all]
7   LODK
8   [255]
9   COPY
10  [AC -> K0]
11  $row     RSET
12  [AC]
13  COPY
14  [AC -> K0]
15  $countLoop INCR
16  [K0, ARG]
17  JUMP : NZ_K0
18  [countLoop]
19  INCR
20  [ARG]
21  $spacingPixel DECR
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
      [ARG, AWG]           # Now
      AWT = 0   AWG = 511; ART = 0
      ARG = 255
LOAD: FROM_MAT
COPY
[MDDR -> AC]
STAC :TO_MAT
DECR
[AWG]
STAC :TO_MAT
JUMP: NZ_ARG
[spacingPixel]

INCR
[AWT, ART]
ART = 1
# AWT,
JUMP: NZ_ART
[row]
RSET
[all]
$intpl  INCR
[ARG]
LOAD : FROM_MAT
COPY
[MDDR -> AC]
INCR
[ARG,AWG]
LOAD: FROM_MAT
ADD: MDDR
DIV
[2]
STAC : TO_MAT
INCR
[AWG]
JUMP : NZ_ARG
[intpl]
INCR
[ART, AWT]
JUMP: NZ_ART
[intpl]
JUMP : Z_TOG
[part2]
DECR
[AWT,AWG]

```

4.6 Custom Filter

We also implemented a multi-layer image processing algorithm to apply a custom image filter (one similar to Instagram filters) to an RGB image. Here, we produce an output image with 100% R, 75 %B and 10 %B to apply a filter. To run different codes on different layers of image, we pass a zero through the shift register bank and shift it every time a layer is processed. This way, we identify the current layer and apply the appropriate operation.




```

1  # Custom Filter (41 lines-bytes)
2  RSET
3      [all]
4  INCR
5      [AC]
6  COPY
7      [AC-> G0]
8  $loop  LOAD: FROM_MAT
9      COPY
10     [G0->AC]
11     JUMP: Z_AC
12     [no_red]
13     $no_red COPY
14     [G1->AC]
15     JUMP: Z_AC
16     [no_blue]
17     COPY
18     [MDDR -> AC]
19     DIV
20     [4]
21     MUL
22     [3]
23     STAC: TO_MAT
24     $no_blue COPY
25     [G2->AC]
26     JUMP: Z_AC
27     [no_green]
28     COPY
29     [MDDR -> AC]
30     DIV
31     [10]
32     STAC: TO_MAT
33     $no_green INCR
34     [AWG,ARG]
35     JUMP: NZ_ARG
36     [loop]
37     INCR
38     [AWT,ART]
39     JUMP: NZ_ART
40     [loop]
41     DECR
42     [AWT,AWG]
```

4.7 Prime Finding Algorithm

To prove that our processor, which is highly optimized for matrix manipulation, can do generic tasks, the 2000 year old prime finding algorithm: Sieve of Eratosthenes was implemented. Coding this algorithm in our assembly language was the hardest task in the project and took about 4 days. The algorithm consists of JUMPS that go in and out of multiple loops, which actually work and successfully end after finding the first 255 prime numbers and filling them to the memory.



Program: Prime Finding Algorithm

```

1  # Prime Finding
2  # Eratosthenes Sieve
3  # 110 lines(bytes)
4  RSET          [all]
5  TOGL
6  DECR          [ART, AWT]
7  INCR          [AC]
8  STAC : TO_MAT
9  INCR          [AWG]
10 STAC : TO_MAT      # [0], [1] are set to 1
11 COPY          [AC-> G0, K0] # G0,K0 = 1
12 RSET          [AWG]
13 $gotoG0 RSET      ##### GOTO CURRENT PRIME
14           [AC]
15 COPY          [AC->K1]
16 $checkP COPY      [K1 -> AC]
17           [AC]
18 INCR          [ARG, AWG]
19 COPY          [AC -> K1]
20           [SUBT : G0]
21 JUMP: NZ_AC      [checkP] ----- ARG = AWG = G0 =
22           (current prime)
23 $nextP INCR      ##### Find Next Prime
24           [ARG, AWG]
25 COPY          [G0 -> AC]
26 INCR          [AC]
27 COPY          [AC -> G0]
28 LODK          [255]
29 SUBT: G0
30 JUMP: Z_AC      [end]
31           [LOAD: FROM_MAT]
32           [COPY]
33           [MDDR -> AC]
34 JUMP: NZ_AC      [nextP] ----- ARG = AWG = G0 = (next
35           prime)
36 $nxtMul RSET
37           [AC]
38 COPY          [AC -> K1]
39 $chkMul COPY      [K1-> AC]
40           [AC, ARG, AWG]
41 JUMP: NZ_ARG      [nD]
42           [J]
43           [gotoG0]
44           [$nD COPY]
45           [AC->K1]
46           [SUBT: G0]
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66

```


```

67          JUMP: NZ_AC
68          [chkMul]
69          INCR
70          [AC]
71          STAC : TO_MAT
72          JUMP: J
73          [nxtMul]
74 $end      CLAC
75 COPY
76     [AC->all]
77 RSET
78     [all]
79 DECR
80     [ART]
81 LODK
82     [255]
83 COPY
84     [AC->K0]
85 RSET
86     [AC]
87 INCR
88     [AC]
89 COPY
90     [AC->K1]
91 $count   INCR
92     [ARG]
93 LOAD :FROM_MAT
94 COPY
95     [MDDR->AC]
96 JUMP: NZ_AC
97     [nP]
98 COPY
99     [K1->AC]
100 STAC: TO_MAT
101 INCR
102     [AWG]
103 $nP COPY
104     [K1->AC]
105 INCR
106     [AC]
107 COPY
108     [AC->K1]
109 SUBT: K0
110 JUMP: NZ_AC
111     [count]
112 LADD: TO_AW
113     [511,511]

```

5 | Architecture


5.1 State Diagram



5.2 Micro Instructions


OPCODE	u-ins	STEPS	CONTOL SIGNALS	N
END	END	STATE = IDLE done signal		0
NOOP	NOOP	STATE = FETCH2		16
FETCH	FETCH	read wait		1
	FETCH_2	MIDR <- M PC <- PC + 1	MEM = 001 PCI = 1	2
	FETCH_3	STATE <- {MIDR[7:4], 4'd0} PARAM <- MIDR[3:0]		3
LODK	LODK	MIDR <- M PC <- PC + 1	MEM = 001 PCI = 1	48
	LODK_2	AC <- MIDR STATE = FETCH2	AWM = 11, ALU = 1	49
LADD	LADD	MIDR <- M PC <- PC + 1	MEM = 001 PCI = 1	64
	LADD_2	MDAR[7:0] <- MIDR	ADR = 3	65
	LADD_3	MIDR <- M	MEM = 001	66
	LADD_4	PC <- PC + 1	PCI = 1	67
	LADD_5	MDAR[15:8] <- MIDR	ADR = 4	68
	LADD_6	MIDR <- M PC <- PC + 1	MEM = 001 PCI = 1	69
	LADD_7	MDAR[17:16] <- MIDR PC <- PC + 1	ADR = 5	70
		ADR <- PARAM	PCI = 1	
		STATE = FETCH2		
LOAD	LOAD	MDAR <- Read Matrix or MDAR read	ADR = PARAM MEM = 000	80
	LOAD_2	read wait	MEM = 000	81
	LOAD_3	MDDR <- M STATE = FETCH2	MEM = 010	82
STAC	STAC	MDDR <- AC MDAR <- Write Matrix write	ACI = 1, AWM = 0 ADR = PARAM MEM = 100	96
COPY	COPY	STATE = FETCH2 MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	112
	COPY_2	A_write_mux_en <- MIDR [7:5] ACI <- MIDR [4:0] STATE = FETCH2	OPR = 1 ALU = 1	113
RSET	RSET	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	128
	RSET_2	RST <- MIDR STATE = FETCH2	OPR = 5	129
JUMP	JUMP	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	144
	JUMP_2	JMP <- {1,PARAM[2:0]} if(J): PC <- MIDR else: none STATE = FETCH1	JMP = {1,PARAM[2:0]} OPR = 4	145
INCR	INCR	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	160
		43		

	INCR_2	inc_ctrl_signals <- MIDR STATE = FETCH2	OPR = 3	161
DECR	DECR	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	176
	DECR_2	dec_ctrl_signals <- MIDR STATE = FETCH2	OPR = 6	177
ADD	ADD	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	192
	SUBT	A_write_ctrls <- PARAM ALU_add STATE = FETCH2	MEM = 000	208
DIV	DIV	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	224
	DIV_2	A_bus <- MIDR ALU_div STATE = FETCH2	AWM = MIDR ALU = div	225
MUL	MUL	MIDR <- M PC <- PC + 1	MEM = 000 PCI = 1	32
	MUL_2	A_bus <- MIDR ALU_mul STATE = FETCH2	AWM = MIDR ALU = mul	33
TOGL	TOGL	TOG STATE = FETCH2	TOG = 1	240



5.4 System

5.4.1 Top level module




This module holds all of the other modules of the project. A clock of 50MHz is fed in through **in_Clock** port and the data transmission lines from computer to the project are connected to **rx_serial** and **tx_serial** ports. It has indication LEDs attached to **write_done** – to indicate memory storing completion, **tx_active** – to indicate an active transmission, **retrieve_done** – to indicate memory transmission completion and **processor_status** – to indicate whether the processor is busy or not.

The user controls the project in 4 modes of operation which are cycled using a single push button through mode pin. In each mode a different action can be performed using the push button connected to action pin.

Mode name	Description of the mode	Action button function
IDLE mode	Does nothing. Used for debugging	Cycles between IRAM and DRAM
RX mode	Can receive and store incoming data through serial to IRAM or DRAM	Cycles between IRAM and DRAM
PROCESSOR mode	Can use the processor to start processing in different clocks	Start process
TX mode	Used to initiate transmission of data back to the outside via serial	Start transmission

5.4.2 Processor



The processor module in our project is comparable with a real-world CPU chip. It houses all the processing related components and the modules outside it are simply support units. The control structures for doing the work after all the instructions and data are loaded in to the proper locations, and the unit is properly clocked, are contained within it and it just needs to be told when to start.


About the input ports of the module, first comes the **instruction memory data input** and

data memory data input lines. Each of these are 8-bits wide and supplies the processor module with instructions and data needed for its operation. There is the **clock** input that clocks the whole thing, optimized for running at 50 MHz, but also operable at 1 Hz or hand clocked for demonstration and debugging purposes. Last input is the enable signal, which tells the processor all the data is in place, and commands to initiate the processing sequence.

Most obvious among the output ports are the 18-bit wide **transmission end address** and

data memory address buses. Transmission end address bus goes into the communications system, more specifically the data retriever module, and commands it to ‘crop’ the outbound matrix data at this address. How the cropping process works is thoroughly explained in the communications section. Data memory address is basically the output of the ADR Maker module, which indicates which **address of data memory** is to be read from or written to. An identical but 8-bit wide line outputs the **instruction memory address**, again signaling which location of the instruction memory is to be read. Then there are the **data memory output** line, again 8-bit wide and its **write enable** control signal, which give out the data to be written to the data memory and controls when to write that data, respectively.


5.4.3 DRAM and IRAM



To create the DRAM and IRAM we have used the IP modules in QUARTUS II. These RAMs have a **din** port to feed data into the RAM module and **address** port to give the address and the **dout** bus to take the data out corresponding to the address given. When write enable pin **wen** is set to 1, data in the **din** bus is written into the location specified by the value in the **address** port. We have made the RAM modules negative edge sensitive by giving them an inverted clock pulse of the pulse used for other modules.

We created the IRAM (Instruction Random Access Memory) with a width of 8-bits and a depth of 256 locations.


The IP ram module of QUARTUS II was limited to a maximum depth of 65536 locations. Therefore, we had to combine 4 such RAMs (each of depth 65536 of 8-bit wide) to create the DRAM (Data Random Access Memory) which has 262144 locations of 8-bit wide in order to store 512×512 image. We have used a 4-way decoder and a multiplexer in order to combine them as seen in the wiring diagram below.



Inside the DRAM module, the 18-bit **address** is split in two, wiring most significant 2 bits of it to the selection ports of the decoder and the multiplexer while the least significant 16 bits are connected directly to the address bus of each sub RAM module (D0, D1, D2, D3). So the correct RAM output is given out through the multiplexer. **wen** of the DRAM is connected to the **enable** port of the decoder. So when **wen** is low, the decoder will give 0 to the write enable port of each sub RAM. When **wen** is high, the decoder will give 1 to the write enable port of the sub RAM, selected by the most significant 2 bits of the address writing only to that particular sub RAM.

5.4.4 Memory router

We have a single IRAM and a DRAM in our project. But that same ram needs to be used by other modules according to the mode of operation. In the IDLE mode, the rams are not used other than by the user for debugging purposes. In the Rx mode the IRAM/DRAM should be handed over to writer module. In PROCESSOR mode, both RAMS are used by the processor and in the Tx mode, only the DRAM is used for the transmission process. dout of IRAM is directly connected to “processor” module while the dout of DRAM is directly connected to both “processor” and “UART Tx” modules. The write enable, din and the address of IRAM and DRAM are connected to **I_wen**, **I_din**, **I_address** and **D_wen**, **D_din**, **D_address** ports respectively. So, in this module, above IRAM/DRAM ports are routed to different modules to use according to the mode of operation selected using **mode** port, and the ram selected using **d_or_i** port



Modules using dram in different modes of operation

	IDLE (00)	Rx (01)	PROCESS (10)	Tx (11)
Wen	-	Data_writer	Processor	-
Din	-	Data_writer	Processor	-
Address	switches	Data_writer	Processor	Data_retreiver
Dout	-	-	Processor	Data_retreiver

Modules using iram in different modes of operation

	IDLE (00)	Rx (01)	PROCESS (10)	Tx (11)
Wen	-	Data_writer	-	-
Din	-	Data_writer	-	-
Address	switches	Data_writer	Processor	-
Dout	-	-	Processor	-

In “IDLE mode”, user is able to view the data stored in the RAMs on Seven Segment Displays using the switches connected to **user_address** port to change address. So the address bus of IRAM/DRAM is routed to **user_address** port inside.

We use the uart Rx to load data and instructions to DRAM and IRAM respectively. So in “Rx


mode”, the “data_writer” module must be able to access IRAM or DRAM according to the value in **d_or_i** port (DRAM : 0 , IRAM : 1) and according to which ram it writes, the address up to which it should be written is sent to “data_writer” module through **memory_size_select** port (255 if IRAM selected. Else 262143). So in this mode the ram ports are routed to **rx_din**, **rx_address**, **rx_wen** so that the “data_writer” module can access the selected RAM.

In “Processor mode”, the “processor” needs access to wen, address, din of the DRAM and address

of the IRAM. So the address bus of IRAM is routed to **p_ins_address** while the din,address and wen of DRAM is routed to **p_din**, **p_wen** and **p_address**. In “Tx mode” we only transmit the data in DRAM. So, the address bus of DRAM is routed to the port **tx_address** so that the “UART Tx” module can access it.

5.4.5 Clock control

We have used this module in our top level module in order to generate different clock signals from **out_clock port**, using the clock of 50 MHz fed in through the **in_clock port**. The mode of operation of the system is given into this module through the **mode port** and in the “Processor mode” (mode = 10) it can output clock signals of,




1. 10 MHz (sel = 00)
2. 1 Hz (sel = 01)
3. Manual clock (sel = 10)
4. 25 MHz (sel = 11)

In any other mode, this will always give out a clock of 10 MHz as Transmission and Receiving processes need a clock of 10 MHz. In “Processor mode” the clock of choice can be changed using the **sel port**. When using the manual clock mode, the manual clock pulse can be given through the **manual port** using a push button.

5.5 Special Modules

5.5.1 ADR Maker



PC register (Program counter) also a positive clock sensitive register is the register holding the address of the next instruction or the operand in the IRAM. It is an 8-bit wide register starting from 0000 0000 and is incremented by the “state machine” via **inc** pin. Its stored value is accessed by the IRAM address bus through **dout**. The value in PC can also be overwritten by the value in **din** by making **cin** pin high, which is used when jumping.


An 18-bit **dout** port connects to the input of MDAR register that indicates which address of

the DRAM will be written to or read from. **AWREF** goes to the communication controller to be used when data is transmitted from the memory to denote what is the end address for valid data range. This is discussed further in the communications section. There are 4 more 9-bit ports to output data to the special registers and their write control signals. The ref lines write the current input of the ART or ARG to a special reference location of the register itself and is used to specify looping limits. Finally, **TOG** outputs the state of the T flag to be used by the jump controller to govern loops.

There are 5 ways that the module can create an address to be written to MDAR. It can load a

predefined address from 3 eight-bit RAM locations using the LADD instruction. Or the address can be ART concatenated with ARG or ARG concatenated with ART or AWG concatenated with AWT or AWT concatenated with AWG. The latter 4 methods are used for matrix manipulation, reading or writing, row-wise or column-wise. It also has the capability to load an address from the memory using LADD, break down its contents into two parts and load them into the pairs of special registers. This module is what has enabled us to manipulate the 18-bit address using only an 8-bit wide memory. The special registers themselves can be incremented independently, allowing the linear 262,144 location memory to be treated as a 512 X 512 square shaped memory, essentially representing a square matrix, or more importantly, an image. ADR maker can hold two separate address sequences, one for reading data and other for writing data. For the image down sampling algorithm, each cycle increments the read address by two and write address by one. A normal processor would need about 10-20 instructions per loop or hardcoded addresses to accomplish this but ADR maker cuts it down to 2 instructions. Additionally, the T flag which can be manually toggled via TOGL instruction provides a way to run the same program twice with address format changed, for example, running the down sampling twice but once for rows and once for columns.

5.5.2 Automatic Controller



This processor was later modified to operate automatically when data were fed. In the Automatic Mode, the mode selection task (IDLE, Rx, PROCESS, Tx) is done automatically by this module called '**Automatic Controller**'. This module functions in the negative edge of clock and its input, and output ports are described below.

Receive_status: Keeps track whether the receiver is busy or not.

Processor_status: Keeps track whether the processor is busy or not.

Tx_status: Keeps track whether the transmitter is busy or not.

Reset: Reset the entire process.

Idle_mode: This port is connected to key3. Whenever this is pressed during the LOAD_DAT state, the state will change to IDLE so that it can browse the data stored in RAMs using switches.

Mode: Mode of operation (IDLE (00), Rx (01), PROCESS (10), Tx (11)).

Ram_mode: States whether the RAM is IRAM (1) or DRAM (0).


Tx_start: Gives the transmit start signal.

P_start: Gives the processor enable signal.

This module basically acts as a state machine which switches between the following states.

1. **LOAD_INS:** Initial state which loads instructions to the IRAM in the Rx mode. When the IRAM is full the state is changed to the LOAD_DAT state.
2. **LOAD_DAT:** Loads data to the DRAM in the Rx mode. In this state,
 - Whenever the reset button is pressed, the state will change to LOAD_INS.
 - Whenever the idle button is pressed, the state will change to IDLE so that it can browse the data stored in RAMs using switches.
 - If the DRAM is full, the state will change to PROCESS state.
3. **IDLE:** In this state the user has access to browse the data in both IRAM and DRAM.
4. **PROCESS:** Whenever the processing is finished it will change the state to TRANSMIT.
5. **TRANSMIT:** In this state the transmission of the processed data occurs. When the transmission is done the state will change to LOAD_DAT state.

5.5.3 State Machine



All the control signals are given by the State machine. This has three inputs,

Clock

MIDR: Inputs the instruction to the state machine

Start: Escape from the END state and start processing

The output control signals are given as follows,

ACI: Gives write enable signals to AC, MDDR, K0, K1, G0 modules.

JMP: Gives the selection signal to the JMP Mux.

PRM_param: The least significant 4 bits of the instruction are passed to the PRM module.

PRM: Gives selection signal to PRM module.

ADR: Gives the selection signal to the ADR Maker.

AWM: Gives the selection signal to the AWM Mux.

MEM: Gives the write enable signals to each DRAM, MDDR, MIDR as a bundle of 3-bits.

OPR: Gives the selection signal to OPR Mux.

ALU: Gives the Operation selection bits to ALU.

PCI: Gives the increment signal to PC.


TOG: Toggle signal which is given to the ADR maker.

Status: State whether the Processor is busy or not.

PCI	OPR	PRM	ACI	AWM	INC	DEC	RST	MEM		ALU	ADR	JMP	TOG
Increment PC	0-none	0-none	0-AC	0-AC	0-MDAR	0-MDAR	0-MDAR	0-none	0-none	0-none	0-none	0-none	
	1-ACI-AWM	1-ADR	1-MDDR	1-MDDR	1-ART	1-ART	1-ART	1-add	1-R matrix	1-JUMP			
	2-AWM	2-JMP	2-K0	2-K0	2-ARG	2-ARG	2-ARG	2-sub	2-W matrix	2-JMPZ			
	3-INC	3-ADD/SUB	3-K1	3-K1	3-AWT	3-AWT	3-AWT	3-div	3-A-> last 8	3-JPNZ			
	4-PC		4-G0	4-G0	4-AWG	4-AWG	4-AWG	4-mul	4-A-> midd 8	4-JZT			
	5-RST		5-G1	5-AC	5-AC	5-AC	5-AC	5-A-> firs 2	5-JNRG				
	6-DEC		6-G2	6-K0	6-K0	6-K0	6-K0	6-To MDAR	6-JNRT				Tog
			7-MIDR	7-K1	7-K1	7-K1	7-K1	7-To AR	7-JNK0				
								8-To AW	8-JNK1				
								9-To ARREF					

5.6 Controllers: Muxes, Demuxes and Decoders


5.6.1 AWM(A-Bus write mux)



The AWM mux module is used to choose and route one of the outputs of many registers into the **A_bus** of 8-bit width. The selection is done via the **sel** port, with the combinations as follows,


AWM selection	
Selection bit pattern given	Register occupying the A-bus
0 = 000	AC
1 = 001	MDDR
2 = 010	K0
3 = 011	K1
4 = 100	G0
5 = 101	G1
6 = 110	G2
7 = 111	MIDR

5.6.2 ACI Decoder




ACI Decoder module controls which registers are written from the A bus. The incoming signal '**SEL**' is decoded by this and the 'Cin' of the writable registers **AC**, **MDDR**, **K0**, **K1** and **G**. It is not clock sensitive and changes its output whenever its input changes.

5.6.3 INC, DEC, RST Decoder




This definition is instantiated as 3 separate modules inc decoder, **dec** decoder and **rst** decoder. It takes an 8-bit selection input and gives out control signals (to increment, decrement or reset) to our main registers **ADR**, **AWT**, **AWG**, **ART**, **AWG**, **K0**, **K1** and **AC**. The module is not clock sensitive and changes output whenever input is changed.

5.6.4 JMP Mux




Jumping is one of the most important tasks in the processor. Since our processor is customized for matrix manipulation, there are several uncommon jumping procedures. These jumping procedures include watching for the zero flag of different registers and when they do indicate zero, command the program counter to perform the jump. **JMP_mux** achieves this using a 4-bit selection line, which tells the module to which flag to monitor, and when the monitored flag goes high (or low as depending on the jump mode), the **jump** signal that connects to the program counter goes high, indicating it to take the jump.

5.6.5 PRM Decoder



Parameterized instructions are a feature we adapted from high end architectures like RISC V and x86. This allows a lower number of opcodes with different options, narrowing down the semantic gap between the human programmer and assembly code. The part that handles the parameter parts of the opcodes is the Parameter Mux or PRM. It accepts the parameter input from both the state machine state output and the parameter part of the opcode itself. State machine state directs the parameter given in the opcode to its destination, which can be the **Jump Mux**, **ADR maker** or the **ALU**. It can select the flag used in jumps, change the address source (MIDR or matrix mode) or direct specific ALU states. The module is not clock sensitive and changes output upon input change.


5.6.6 OPR Decoder



OPR stands for operand path router. This module is used to route the operand part of two-part instructions. The inputs are the 8-bit operand line and the 4-bit selection line, commanded by the state machine. As guided by the selection line, this module routes the operand to **ACI**, **AWM**, **INC**, **DEC**, **RST** and **Din PC**, most of which are decoders themselves. The module works on the current inputs, without needing a clock.

5.7 Registers

5.7.1 Shift Registers (G0, G1, G2)




This is a single module containing 3 registers (G0, G1, G2) inside which are used for shifting purposes. The data stored in each of the G registers inside can be accessed by the 3 output busses **G0_out**, **G1_out**, **G2_out**.


This module is positive clock sensitive. New data can be fed into this using the **din** port. When the **shift** pin is set high, at each positive edge of the clock the data get shifted to the next register as follows.

$$\text{din} \Rightarrow \text{G0} \Rightarrow \text{G1} \Rightarrow \text{G2}$$

Inside this module, the G registers are arranged as follows




5.7.2 Looping Registers (K0, K1)



In our processor we have used two special purpose L registers named K0 & K1 which are optimized for looping (can also be used as general purpose registers). This register has the functionality to store a reference value which is used in looping process. When writing for the first time to the register it stores that value in the K register as well as the reference. When writing further, if current value equals the reference, it raises the **k_Z** flag.


Writing to the K register is done by making **wrt** pin high; which is connected to ACI decoder. This register can be incremented, decremented, and reset using the respective control pins **inc**, **dec** & **rst**. These pins are connected to the outputs of INC, DEC and RST decoders. Moreover, the din input bus is directly connected to A-bus and the dout bus is connected to an input of AWM mux.

5.7.3 Data registers(MDDR/MIDR)




We instantiated the registers MDDR (Memory Data Register) and MIDR (Memory Instruction Data Register) using the same module “reg_DATA”. This module is positive clock sensitive. MDDR is taking in data 2 ways, one from dout of DRAM and the other from the A-bus which are connected directly to **din_1** and **din_2** respectively. When the control pins **cin_1** or **cin_2** are set to 1, the value in **din_1** or **din_2** is written into the register. The stored value can be accessed through **d_out** port. **d_out** of the MDDR register is connected to an input of the “AWM decoder”.

5.7.4 AW registers(AWT/AWG)




These positive clock sensitive AW registers are used for matrix manipulation when writing to memory by the processor. We have instantiated 2 registers AWT and AWG each 9-bit wide. The value stored in these registers can be incremented, decremented and reset by the control pins **inc**, **dec**, **rst**. And new data can be written into this from **din** port by making **cin** high. Data stored in this can be accessed through **dout** port. By combining these 2 registers to form an 18-bit address, user can surf through memory locations as in a matrix.

5.7.5 AR registers(ART/ARG)




This AR register has all the features of AW registers; and it also has some additional features. This module contains an additional reference register where the input data can be written to it by making the **cin_ref** port high. And also, whenever the values of the two internal registers are equal, the **Z_out** flag will be set to high.

5.7.6 PC



PC register (Program counter) also a positive clock sensitive register is the register holding the address of the next instruction or the operand in the IRAM. It is an 8-bit wide register starting from 0000 0000 and is incremented by the “state machine” via **inc** pin. Its stored value is accessed by the IRAM address bus through **dout**. The value in PC can also be overwritten by the value in **din** by making **cin** pin high, which is used when jumping.

5.7.7 ALU((Arithmetic and Logic Unit))



This is the module that does all the arithmetic operations to data inside the processor. It is positive clock sensitive and is connected to A-bus through **A_bus** port. The **AC** register is located inside the ALU module and its value is always given out through **AC_out** port. The value stored inside the 12bit wide AC register can be incremented, decremented and reset using the control pins **inc_AC**, **dec_AC**, and **rst_AC** input pins respectively. In order to write into AC from A-bus, the **cin_AC** pin can be made 1.

Selection (select)	Operation	Description
000	None	No operation
001	$AC \Leftarrow AC + A_bus$	Data in A-bus is added to AC and stored back in AC
010	$AC \Leftarrow (AC - A_bus) $	Data in A-bus is subtracted from AC and stored back in AC
011	$AC \Leftarrow AC/A_bus$	Data in AC is divided by A-bus value and rounded off answer is stored back in AC
100	$AC \Leftarrow AC * A_bus$	Data in AC is multiplied by A-bus value and rounded off answer is stored back in AC

Whenever the value of AC becomes 0, the flag **Z** is set high. The arithmetic functions can be controlled using the combination given through **select** port.


We have made the AC register 12 bit wide in order to avoid overflowing problems when adding.

6 | Timing Diagrams of Instructions


Our processor is designed such that the control signals are issued by the state machine at negative clock edge and the modules respond at positive clock edge. By experimentation with hand-driven clock, we found the following behavior with the RAM module and fine-tuned our timing to reduce the number of clock cycles required:

MDAR is updated at positive edge, RAM accepts the address in the following negative edge. In the next negative edge, data is released to the data bus. MDDR has been designed to accept the data in the following positive edge. Hence reading takes 2 clock cycles.


MDAR is updated at negative edge, RAM accepts the address in the following negative edge and immediately writes to the respective location. In the next negative edge, data is released to the data bus. Hence writing take only 1 clock cycle.




- 1) Control signal is given to JMP mux.
Control signal to OPR is given to map MIDR to PC
- 2) Write enable signal to PC is given.
MIDR is routed to PC through OPR.
- 3) PC is updated (with 00000000).




1) Making all control signals zero




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR is updated.
PC is incremented.
- 3) Decide next state according to instruction in MIDR.
Parameter is routed to PRM input.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal to AWM is given to load MIDR to A-bus.
Control signal to ACI is given to write from bus to AC.
- 4) A-bus is updated with MIDR.
- 5) Data is written to AC from A-Bus.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with first operand.(000000XX - Most significant 2 bits of the address)
PC incremented.
- 3) Control signal is given to AWM to update A-bus from MIDR.
Control signal to ADR is given to update most significant two bits of Temp_MDAR.
- 4) A-bus is updated with MIDR.
- 5) Temp_MDAR's most significant two bits are updated.
- 6) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 7) MIDR updates with second operand.(XXXXXXXX - Mid 8 bits of the address)
PC incremented.
- 8) Control signal is given to AWM to update A-bus from MIDR.
Control signal to ADR is given to update mid 8 bits of Temp_MDAR.
- 9) A-bus is updated with MIDR.
- 10) Temp_MDAR's mid 8 bits are updated.




- 11) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 12) MIDR updates with third operand.(XXXXXXXX - least significant 8 bits of the address)
PC incremented.
- 13) Control signal is given to AWM to update A-bus from MIDR.
Control signal to ADR is given to update least significant 8 bits of Temp_MDAR.
- 14) A-bus is updated with MIDR.
- 15) Temp_MDAR's least significant 8 bits are updated.
- 16) Control signal is given to PRM to pass the parameter to ADR.
- 17) Parameter is routed to ADR.
- 18) ADR updates the desired registers(MDAR,AR,AW,AR_REF) according to the parameter.




- 1) Control signal is given to PRM to update MDAR according to parameter.
- 2) Parameter is routed to ADR.
- 3) MDAR gets updated according to parameter.
- 4) Write enable pin of MDDR is set to 1 to update MDDR from DRAM output value.
- 5) Data from DRAM is available at MDDR din.
- 6) MDDR is updated with the value requested from DRAM.




- 1) Control signal, to ACI is given to write from A-bus to MDDR.
Control signal, DRAM write enable is set to high.
Control signal is given to PRM to rout the parameter to ADR.
- 2) Cin pin of MDDR is set to 1.
Parameter is routed to ADR through PRM.
- 3) MDDR gets updated with the value of A-bus(AC).
MDAR gets updated according to parameter.
- 4) Din bus of MDDR is stabilized.
Address bus of MDDR is stabilized.
- 5) MDDR value is written to DRAM in the location in MDAR.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal to OPR is given to split the operand into AWM & ACI selection bits.
- 4) Operand is being split as AWM & ACI selection bits by OPR.
- 5) A-bus is updated with the corresponding register data & the write enable signals for the desired registers are given.
- 6) Data is written to the desired registers from A-Bus.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal to OPR is given to rout the operand to RST decoder.
- 4) Reset pins of desired registers are set to 1.
- 5) Desired registers gets reset.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal to PRM is given to rout the parameter to JMP Mux.
Control signal is given to OPR to rout MIDR to PC.
- 4) MIDR is routed to PC.
Parameter is routed to JMP mux.
- 5) PC write enable (output of JMP mux) is executed accordingly.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal to OPR is given to rout the operand to INC decoder.
- 4) Increment pins of desired registers are set to 1.
- 5) Desired registers gets incremented.




- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal to OPR is given to rout the operand to DEC decoder.
- 4) Decrement pins of desired registers are set to 1.
- 5) Desired registers gets decremented.




- 1) Control signal, ALU-ADD is given.
Control signal to PRM is given to rout parameter to AWM.
- 2) A-bus gets updated with the desired register value which needs to be added.
- 3) AC gets updated as, $AC \leftarrow AC + A\text{-bus}$




- 1) Control signal, ALU-SUBT is given.
Control signal to PRM is given to rout parameter to AWM.
- 2) A-bus gets updated with the desired register value which needs to be added.
- 3) AC gets updated as, $AC \leftarrow AC - A\text{-bus}$



- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal, ALU-DIV is given.
Control signal given to AWM to update A-bus with MIDR.
- 4) A-bus gets updated with MIDR.
- 5) AC gets updated as, $AC \leftarrow AC / A\text{-bus}$



- 1) Control signal, PC increment is given.
Control signal, MIDR write enable is given.
- 2) MIDR updates with operand.
PC incremented.
- 3) Control signal, ALU-MUL is given.
Control signal given to AWM to update A-bus with MIDR.
- 4) A-bus gets updated with MIDR.
- 5) AC gets updated as, $AC \leftarrow AC * A\text{-bus}$



- 1) Control signal TOG is given.
- 2) Toggle register is flipped.

7

Hardware Debugging Features

There are 4 modes of operation (Controlled by [Key3]) for our design which are,

- 0: **IDLE**
- 1: **Rx mode**
- 2: **Processor mode**
- 3: **Tx mode**

We have used some features of the DE2-115 development board in order to debug the design.


- In the IDLE mode and Rx mode we can view the Data / Instructions stored in the DRAM and IRAM by changing their address using the 18 switches.
- 2 Seven Segment Displays (SSDs) were used to display the current STATE of the “state machine” inside the processor.
- 3 Seven Segment Displays (SSDs) were used to display the data output of the DRAM for current address given to it.
- 8 LEDs were used to view the current output of the IRAM for current address given to it.

In order to debug the processor, we have implemented a way to run the processor in 4 different clock values,

- 0 : **10 MHz** (default)
- 1 : **1 Hz** - We are able to monitor state changes per second
- 2 : **Manual clock** – We can monitor state changes manually using a push button
- 3 : **25 MHz**

	Mode of Operation button (Key3)	Action button (Key2)	Clock Mode button (Key1)	Manual Clock button (Key0)
IDLE (0)	Cycles through modes	Change between IRAM and DRAM	10 MHz (won't change)	-
Rx mode (1)	Cycles through modes	Change between IRAM and DRAM	10 MHz (won't change)	-
Processor (2)	Cycles through modes	Start processing	Cycles between 10 MHz, 1 Hz, manual clock, 25MHz	In “manual clock” mode , clock can be given manually
Tx mode (3)	Cycles through modes	Start transmission	10 MHz (won't change)	-

Board Layout



8 | Problems Faced & Solutions

- Inability to manipulate 18-bit addresses on 8-bit buses. - We designed a unique architecture with a combination of 8, 9 and 12 bit registers to overcome this
- IP core not directly supporting 512×512 locations. - We designed a special memory module using four 256×256 RAMs
- Difficulty in developing algorithms when groups members are in different places - Hence we created the simulator for remote development.
- High clock speeds causing glitches. - We reduced the speed to 25 MHz
- Signed number operation problems. - We designed the ALU to perform absolute value calculations
- Number overflow and underflow. - We used a 12 bit ALU and AC to make sure 16 numbers can be added without overflow
- Simulation files causing conflicts with project files. - Took a long time to figure out. Afterwards, we did all of simulation and debugging directly on hardware.
- Lack of proper tutorials. - Hence we write this detailed report.
- Board hardware issues (rusted switches).
- UART cable connection issue.
- Long compile times. - Tested on smaller files and combined them together.
- Quartus causing computer crashes.
- Inability to simulate some IP core modules. - Hence we embraced hardware debugging.

9 | Compiler and Simulator

ABRUOTECH is supported by our custom-built robust compiler and a simulator, that allow the programmer to write algorithms with ease and to quickly eliminate syntax & runtime errors. Both are built using python with over 800 lines of code with the aid of python libraries such as Pandas, Numpy and OpenCV.

9.1 Workflow of the Programmer or Architect

Figure 9.1: Modifying the ISA on the excel sheet (optional)

	A	B	C	D	E	G	I
1	OPCODE	Op	BIN	PARAMETERS	EXAMPLE	DESCRIPTION	
2	END	-	0		END	Make processor idle Given at the end of the program	
3	NOOP	-	16		NOOP	No operation	
4	COPY	RW	112		COPY [K0 -> AC, G0]	Copy value from any register to one, many or all registers in A bus NOTE: Copying to G0 shifts the register banks Copying to loop registers would write into their reference on the first time only	
5	INCER	I	160		INCER [AC, MDDR, K0]	Increment one, many or all incrementable registers by one	
6	DECR	I	176		DECR [AC, MDDR, K0]	Decrement one, many or all decrementable registers by one	
7	RSET	I	128		RSET [AC, MDDR, K0]	Reset one, many or all decrementable registers NOTE: Resetting the Loop registers will reset their references also	
8	LADD	3A	64	6-TO_MDAR 7-TO_AR 8-TO_AW 9-TO_AR_REF	LADD: TO_AR_REF [S10]	Fill 16 bit address from 5 operands param. 6- Fill address to MDAR 7- Fill to ART, ARG in order based on tog bit 8- Fill to AWT, AWG in order based on tog bit 9- Fill to AR and ARG in order based on tog bit	

The architect can adjust the ISA on the excel sheet by adding new instructions, removing old ones, changing the binary code for an instruction...etc.

Figure 9.2: Starting the python based Compiler & Simulator

```

PS D:\FPGA\FPGA_shared\Processor Versions\Project Final\Compiler> python program.py
-----
Greetings!

This program does the following actions for a program
written for the version 5.6 of the CART / ABRUTECH custom matrix-manipulating
processor.

1. Reading the ISA specified in Excel file
2. Generating Opcode_define Verilog file
3. Syntax-Checking your program written in human language
4. Compiling / Assembling your program into the binary text file
5. Simulating your program by executing the same exact steps of the processor

Input file name: EdgeDetectVert
Do you wish to simulate? [y/n]: n
Opcode Define file updated successfully

Compilation Successful, with no errors

Do you wish to exit? [y/n]: n

```

Figure 9.3: Auto-Generated 'opcode_define.v' Verilog file

```

// Opcodes and their binary v
`define END 0
`define NOOP 16
`define FETCH 32
`define FETCH_2 33
`define FETCH_3 34
`define LODK 48
`define LODK_2 49
`define LADD 64
`define LADD_2 65
`define LADD_3 66
`define LADD_4 67
`define LADD_5 68
`define LADD_6 69
`define LADD_7 70
`define LOAD 80
`define LOAD_2 81
`define LOAD_3 82
`define STAC 96
`define COPY 112
`define COPY_2 113
`define RSET 128
`define RSET_2 129
`define JUMP 144
`define JUMP_2 145
`define INCR 160
`define INCR_2 161
`define DECR 176
`define DECR_2 177

```

Our python script parses the excel sheet and automatically generates the above verilog file: 'opcode_define.v' which maps micro instruction (state names) to state numbers using the verilog preprocessor directive 'define'. This file is 'include-ed in each verilog file. It makes sure we do not have to rewrite the entire state machine code when making minor changes in ISA.

Figure 9.4: Writing a program as .txt file (Edge Detection Program)

```

1 RSET
2 [all]
3     $row    LOAD: FROM_MAT
4         COPY   [MDDR -> G0]
5         COPY   [MDDR -> G0]
6         INCR   [ARG]
7             [ARG]
8             LOAD : FROM_MAT
9             COPY
10            [MDDR -> AC, G0]
11            SUBT : G2
12            STAC : TO_MAT
13            INCR
14                [AWG, ARG]
15                $pixel  LOAD: FROM_MAT
16                    COPY
17                        [MDDR -> AC, G0]
18                        SUBT : G2
19                        STAC : TO_MAT
20                        INCR
21                            [AWG, ARG]
22                            JUMP: NZ_ARG
23                                [pixel]
24                                COPY
25                                    [G0 -> AC]
26                                    SUBT : G2
27                                    STAC : TO_MAT
28                                    INCR
29                                        [AWG, AWT, ART]
30                                        JUMP: NZ_ART
31                                            [row]
32
33
34
35 DECR
36     [AWG, AWT]

```

The program is written using human understandable language, with indentations, loop reference names and comments, into a text file

Figure 9.5: Debugging Using Syntax Checker

```

Input file name: EdgeDetectVert
Do you wish to simulate? [y/n]: n
Opcode Define file updated successfully

Error: Word 'WRONG_TEXT->AC,G0' in line 19. Expected a
register which can be written into A bus
and a register that can write into A bus

Do you wish to exit? [y/n]:


```

The compiler understands the human readable syntax and produces an array of integers as output. Syntax errors are reported with line number, word and description of the problem, making debugging easy. The programmer can recompile after correcting the reported syntax errors.

Figure 9.6: Program compiled into an array of integers


```
1 128
2 255
3 0
4 112
5 48
6 112
7 48
8 160
9 0
10 0
11 112
12 48
13 112
14 98
15 160
16 0
17 0
18 81
19 112
20 48
21 214
22 96
23 20
24 149
25 4
26 112
27 129
28 112
29 98
30 160
31 26
32 130
33 2
34 176
35 24
```

Figure 9.7: Full Simulation Mode: Simulated Output (Downsampling Program)



Optionally, the program is loaded into the simulator, which runs the program through the exact steps of the processor and outputs the state of all registers, memory, input and output images, the number of clock cycles required for the program...etc at the end of simulation. This is to identify the runtime errors in the program.

Figure 9.8: Step by step simulation mode, observing simulated register and memory values



```

Windows PowerShell

f_K1 : 1
Step at 19. Enter: CONTINUE, "s": STOP: IMSHOW --
[4, 29, 39, 30, 18, 34, 29, 24, 13, 14]
PC : 20
MDR : ['STAC', 'TO_MAT']
MDAR : 11264
MDDR : 47
ART : 0
ARG : 22
AWT : 0
AWG : 21
AC : 15
K0 : 0
K1 : 0
G0 : 47
G1 : 30
G2 : 32
Z : 0
ZT : 0
ZRG : 0
ZRT : 1
ZK0 : 1
ZK1 : 1
ref_ART : 0
ref_ARG : 0
ref_AWT : 0
ref_AWG : 0
ref_K0 : 0
ref_K1 : 0
f_K0 : 1
f_K1 : 1
Step at 20. Enter: CONTINUE, "s": STOP: IMSHOW --

```

If the expected result is not obtained in simulation, the program can be simulated step by step, or it can be paused at predefined breakpoints to visualize the memory and register status in intermediate steps.

The program text can be corrected to eliminate bugs, and recompiled and re-simulated iteratively until expected outcome is obtained in simulation.

Finally the list of integers produced by the compiler can be loaded into the processor using MATLAB through UART and it would produce the exact same result as produced by the simulator.

9.2 How the Compiler and Simulator Work

The main program: *program.py* calls different functions from different custom built python-modules available as independent python files.

9.2.1 Parsing the ISA

The first step is to parse the Excel sheet where the ISA is defined as a large table. The *read_isa.py* module uses the pandas library to parse the excel sheet into a dataframe and then into a python-dictionary.

9.2.2 Making the define file

make_define.py module creates an empty .v file and writes into it with verilog syntax, filling it line by line with the instruction name and the respective opcode binary.

In the state machine verilog code, we use the opcode-names such as ‘COPY’, ‘LOAD...etc. and we include the *opcode_define.v* in that file. The ‘define’ preprocessor directive replaces these names with respective opcode-numbers when compiling the code.

This means, we do not need to change the state machine verilog file every time we update the ISA.

9.2.3 Compiling

To compile a program written in our syntax, *compile.py* module (about 300 lines long) is used. It first calls the parsing module and obtains the latest ISA as a python-dictionary. It then checks for the availability of the text file and starts reading it line by line.

In each line, spaces and tabs are removed and all words are converted to uppercase. This means, our language is not case sensitive and not sensitive to the presence of whitespace. Also, all comments (anything that follows a `#` sign) are removed.

Based on the previous line, it is determined that whether the current line is an opcode or operand. Then the compiler matches the words in the line with different dictionaries to produce the output.

If there is no error, each line is converted into an integer that is written into a file named: *binary.txt*. We did not bother using a .hex file or a binary format, since having the output as 10-based integers help us to quickly check if the compiler is working correctly.

If anything unexpected is encountered, the compiler throws an exception, printing the current line number, current word and the error description and then it terminates. The programmer can correct the error and compile again.

9.3 Simulation

The simulator of our processor is a unique and powerful tool we built for easy debugging and remote development of algorithms.

Inside the 400-lines long *processor.py* module, a dictionary is defined with names of registers their initial values as key-value pairs.

A set of python functions are defined to do the exact task of the processor, by following the exact same steps, while counting the simulated clock cycles. They modify the values of the dictionary to simulate the changing values of registers in the processor.

The simulator first calls the compiler module and obtains the program as a python-list of strings that is free of syntax errors. Then it iterates through the list, calling the respective functions (mapped using a dictionary and python's function-handler objects).

The output image is shown using OpenCV library.

```
92 def TOGL():
93     if(reg['ZT'] == 0):
94         reg['ZT'] = 1
95     else:
96         reg['ZT'] = 0
97     INPC()
98
99 def LOAD():
100    if(param == 'FROM_ADR'):
101        pass
102    elif(param == 'FROM_MAT'):
103        if(reg['ZT'] == 0):
104            reg['MDAR'] = reg['ARG']*512 + reg['ART']
105        else:
106            reg['MDAR'] = reg['ART']*512 + reg['ARG']
107    else:
108        print("ERROR. Parameter mismatch in LOAD")
109
110    reg['MDDR'] = d_mem[int(reg['MDAR'])]
111    INPC()
```

10 | Communications

10.1 Overview

One of the most important external parts of the project is the communication system. Even if the processor is very accurately designed, if the communication system is weak, it cannot function properly. Therefore, we had to design an efficient way to allow the processor to communicate with a computer. The system mainly has 3 vital components 1. Communication controller system on FPGA 2. UART over RS232 link 3. MATLAB program running on a PC. The communication controller is built around a modified version of our semester 4 FPGA project to build a simple UART link. Two separate modules are in charge of handling the Rx and Tx lines, respectively deserializing and serializing data in the standard UART protocol specifications.




Figure 10.1: Typical UART data unit

Given above is a typical UART data unit, 8 bits of data between a start bit and a stop bit. The serial wire is maintained at logic 1 at idle. When a byte is transmitted, first the line is pulled down for one-bit period, indicating the start. Then the data is transmitted, LSB first. After data byte is sent, the line is held high for one-bit period, signaling byte end. Our unit operates at a master clock of 10MHz and a baud rate of 115200, allocating 87 clocks per bit period. We selected this speed because higher clock speeds and baud rates caused certain errors in the data streams. These Tx and Rx units have a special “tick” line that remains high for one clock cycle after a successful transmission/reception. These tick lines are then used by the controller to properly guide the data to and from the Rx/Tx modules. The data lines from the Rx/Tx modules are routed to DRAM and IRAM data buses by the controller as necessary. When there is a data transmission or reception, DRAM/IRAM address buses are in control of the communication controller, properly advancing through the addresses and putting the data in correct order, whether it is writing to the RAM or reading from the RAM.

10.2 Transmitter




Figure 10.2: UART Transmitter

The Uart tx module takes an 8-bit data unit as input (i Tx Byte). After receiving the send command on i Tx DV, which is simply pulling the line high for a clock cycle, the module serializes the data as shown in the above diagram and sends them through o Tx Serial. Once the transmission is done, the o Tx Done signal goes high for a clock cycle, indicating the controller that it is ready for the next byte. O Tx Active shows when the serial line is in use. I clock is the 10 MHz clock input.

10.3 Receiver




Figure 10.3: UART Receiver

Uart rx module takes a serialized data input (i Rx Serial) and outputs it to an 8-bit wide data bus(o Rx Byte). Whenever a new data set is ready, o Rx DV tells the controller to read this data from the bus. This module also takes a 10 MHz clock input from clk.

10.4 Data Retriever




Figure 10.4: Data Retriever

Data retriever module is the outbound communication controller. It takes the end address for the data and sets it as the limit for the data transmission. When the system is in transmit mode, the DRAM address is already assigned to the addr bus of this module and the DRAM data to the data input of the uart tx. It starts from address zero, puts the wen Tx line high for a clock

cycle, which connects to the DV line of the uart tx. Uart Tx transmits the data from the first memory location and drives the Tx Done high, which is connected to Tx tick of this module, commanding the address to increment by one and the wen Tx to go high again. This cycles through all the locations of the DRAM. But if the end address is smaller than the full DRAM depth, there is a separate module inside that prevents the data out of range from transmitting.

10.5 Tx Modifier / Cropper




Figure 10.5: Cropper

Tx modifier is what safeguards the communication system from transmitting out of range data. It essentially ‘crops’ the image by assigning a valid address range to the DRAM, derived from the end address

	A	B	C	D	E
1	0				
2					
3			end		
4					
5					

Figure 10.6: Valid Address range

Let’s assume the above grid is the DRAM, with 25 locations. We give the end address as 12, which is square C3, then the image we need extracting lies in the green squares and the rest is junk data. What the tx modifier does is splitting the RAM address into two parts, first part signifying the row and second part signifying the column. These parts are then compared with the row and column parts of the end address, which in this example are C and 3. Whenever the address is out of the range, the tick line and tx DV lines are ‘hijacked’ by this module, automatically incrementing the tick and holding the DV low until a valid address comes in.

10.6 Data Writer




Figure 10.7: Data Writer

Data writer is the inbound communications controller. It starts with a memory size that indicates when to stop receiving. The data bus of the uart rx is directly connected to the Din of this module. When the system is in receiving mode, both DRAM address and data buses are assigned to this module. Starting from memory location zero, at every receiving ‘tick’ of the rx, it puts the data on the memory data bus and when the data is ready, gives the write signal to the ram and after the data is written, increments the address by one and writes the next incoming byte. When the end address is reached, it stops writing and signals the reception end via the fin line.

10.7 Serial Link

The Rx/Tx serial lines from the communication controllers are routed to the inbuilt RS232 interface of the ALTERA DE2 115 board. This interface connects to a USB virtual serial port on a PC through a special cable which has a USB – UART converter built-in. Windows PCs can listen in to this interface through a special driver CP2103 which converts the USB link to a classic serial port. The cable has RX and TX lines as well as the support lines for other Serial functions such as DTR and CTS. These connections are managed by the serial converter itself and holds no significance to us. When the data is properly placed on RX and TX lines, transfer happens automatically.

10.8 MATLAB script

The USB virtual serial port is handled on the PC by a MATLAB script. This script has the capability to,

1. Transmit/receive a monochrome image
2. Split a color image into RGB layers and transmit/receive layers separately
3. Load a hex code file to be sent to the instruction memory




Figure 10.8: Load instruction option




Figure 10.9: instruction Algorithm select



Figure 10.10: RGB/Monochrome mode selection





Figure 10.11: Image selection dialog

And also, since our processor is capable of generic programs, the script is easily customizable to handle any kind of required transmission/reception. The source code for the script can be found in the appendix.


The physical controls for the communication controllers are wired to the push buttons of the DE2 115. These switches include transmission start, receive ready and mode select controls.

11 | Results


11.1 Downsample by factor 2




11.2 Downsample by factor 3




11.3 Downsample by factor 5




11.4 Bilinear Upsampling




11.5 Custom Filtering



11.6 Edge Detection



11.7 Gaussian Smoothing



11.8 Prime finding

primes									
6x9 double									
1	2	3	4	5	6	7	8	9	
2	3	5	7	11	13	17	19	23	
29	31	37	41	43	47	53	59	61	
67	71	73	79	83	89	97	101	103	
107	109	113	127	131	137	139	149	151	
157	163	167	173	179	181	191	193	197	
199	211	223	227	229	233	239	241	251	


11.9 Pascal Triangle

```
Received Data.

Pascal Triangle

      1
     1 1
    1 2 1
   1 3 3 1
  1 4 6 4 1
 1 5 10 10 5 1
1 6 15 20 15 6 1
1 7 21 35 35 21 7 1
1 8 28 56 70 56 28 8 1
1 9 36 84 126 126 84 36 9 1
1 10 45 120 210 252 210 120 45 10 1
fx >> |
```

11.10 Fibonacci Series





DESIGN AND IMPLEMENTATION OF FPGA BASED DSP GRAPHIC EQUALIZER AND A DIRECT-MAPPED CACHE

EN3030
Circuits and Systems Design

GROUP MEMBERS

- 150001C : G.Abarajithan
- 150172A : T.T.Fonseka
- 150689N : W.M.R.R.Wickramasinghe
- 150707V : C.Wimalasuriya

Contents

1 Graphic Equalizer: An Introduction	2
2 Graphic Equalizer: Implementation	4
2.0.1 Hardware Overview	4
2.0.2 Audio Interface	5
2.0.3 I2C Configuration	5
2.0.4 Signal Parser	6
2.0.5 Filters	6
2.0.6 Coefficient Generation	8
3 Cache Memory	9
4 User Experience and Operation	11
4.0.1 Reset Button	11
4.0.2 Value switches	11
4.0.3 Set Button	11
5 Issues Faced	12
6 References	13
7 Appendix: Codes	14
7.1 Graphic Equalizer	14
7.1.1 Main Code	14
7.1.2 Equalizer	17
7.1.3 Control Module	19
7.2 Cache Memory	23
7.2.1 Top Level	23
7.2.2 Controller	25
7.2.3 Line Multiplexer	27
7.2.4 Word Multiplexer	29
7.2.5 RAM	30
7.2.6 Decoder	34

1 | Graphic Equalizer: An Introduction

Equalization or equalisation is the process of adjusting the balance between frequency components within an electronic signal. The most well-known use of equalization is in sound recording and reproduction but there are many other applications in electronics and telecommunications. The circuit or equipment used to achieve equalization is called an equalizer. These devices strengthen (boost) or weaken (cut) the energy of specific frequency bands or 'frequency ranges'

—Wikipedia—

The graphic equalizer is a side project alongside the main circuit and system design project of image down sampling processor. In this project we implemented an equalizer which can in real time process an audio stream, separating it into frequency bands and allowing the user to selectively attenuate or amplify these bands.

To implement the given task, we decided to use an Altera DE2 115 FPGA development board due to the existence of a sophisticated audio interface on the board itself, the Wolfson WM8731 audio CODEC. The audio signal was extracted through this codec using a custom audio signal parser.

The extracted signal was then processed on our DSP logic, containing a pair of FIR filters, for preservation of stereo. The filters are generated on the fly in a manner specified by the control interface and attenuates specific frequencies in the magnitude specified by the user. When the attenuation values change, the filter is instantly reconfigured to accommodate the new equalization. The result from the filter pair is then fed back to the audio parser, which in turn hands over the data to the Wolfson codec, which performs DAC conversion on the result and outputs the signal.

Testing was done using normal music with a clear frequency division, such as songs with heavy bass instruments alongside with high pitched vocals. For demonstration, a frequency generator was used to generate a single frequency tone and it was observed on an oscilloscope while changing both filter characteristics and input frequency.




Figure 1.1: Time-Frequency analysis of "Numb" by Linkin park, one of the audio tracks used to test the equalizer.

2 | Graphic Equalizer: Implementation

2.0.1 Hardware Overview




Figure 2.1: Top level block diagram

The overview of the equalizer is actually rather simple. The audio signal is extracted through the Altera audio controller and the signal parser encapsulating it. The behavior of the controller is governed by the configuration given by an I2C config module. The extracted audio streams are separately processed channelwise to preserve stereo and the results are fed back to the audio controller. Equalizer modules are governed by the 'audio clock' from the audio controller, which signifies that a new audio sample has fully stabilized on the input channels.

2.0.2 Audio Interface

Altera DE2-115 provides a sophisticated audio interface with Line in, Line out and Mic in ports, much similar to an advanced sound card. These ports are connected to the Wolfson audio CODEC which performs a quick and accurate DAC/ADC conversion and makes the data available to the FPGA.




Figure 2.2: DE2-115 Audio Interface

The audio data travels along the ADCDAT and DACDAT for input and output streams respectively. The sample rate is 48 kHz and each sample has a pair of 32 bit signed integers, for preservation of stereo channeling. The pair of samples are separated by the LRCLK line, which alternates between logic high and low to indicate whether the sample is for the left channel or the right channel. The data flows in a serial format which is hard to process and the existence of two samples for left and right channels alternatively makes the process even harder. To avoid this complexity, we use the signal parser to convert this serial stream to a pair of parallel channels which are easy to manipulate.

2.0.3 I2C Configuration

The Wolfson audio codec can be configured to route its audio without ever actually making its way to the CODEC units. And unfortunately, the module is by default configured to directly output the input from the line in jack to the line out jack. This behavior can be changed by adding a I2C config module to the controller interface. The module instructs the CODEC to make the data available to the FPGA for processing rather than directly outputting. It performs the configuration process upon power on and goes idle after that.

2.0.4 Signal Parser




Figure 2.3: Signal Parser

As clearly evident in the above diagram, the parser directly connects to the interface of the Wolfson controller CODEC. It reads the serial data from the ADCDAT line and converts it to a more usable pair of parallel data streams in 32 bit signed integer format. These data are available in the left/right channel audio in buses. whenever the module fully stabilizes an audio sample on these buses, it provides a "Tick" on the audio in available line, which we currently use as a clock for validating samples to the DSP circuitry.

As for data output, it accepts a pair of 32 bit signed integers on the left/right channel audio out buses. The data on these lines are then serialized and sent to the Wolfson CODEC, which performs the DAC conversion and outputs them on the line out port. The whole module can be reset using the reset line, which is useful if the internal buffers overflow due to some reason.

This controller is a publicly available project of Department of Electrical and computer engineering of university of Toronto. Full link given in references.

2.0.5 Filters

The filtration of audio signals is done through a single filter which combines three FIR digital filters. A low pass filter of 500 Hz cutoff, a bandpass filter of 500-2000 Hz and a 2000 Hz high pass filter. These frequency bands are chosen to represent the audible Bass, Midtone and Treble frequencies. The exact computation of these filter coefficients are discussed in chapter 5. The coefficients of these filters are then multiplied by the necessary gain and added together to form the final filter, exploiting the linear property of the filter systems

For example, if the three filters are respectively $F_1(f)$, $F_2(f)$ and $F_3(f)$, we take an input $G(f)$. For user selected gains k_1, k_2 and k_3 , the final output $F_{out}(f)$ should be,

$$F_{out}(f) = k_1 F_1(f) G(f) + k_2 F_2(f) G(f) + k_3 F_3(f) G(f) \quad (2.1)$$

But this implementation would require a lot of hardware resources since three filters would need to operate in unison. When the linear property is applied, we can rewrite $k_1F_1(f) + k_2F_2(f) + k_3F_3(f)$ in to a single filter $F(f)$ and then we get,

$$F_{out}(f) = F(f)G(f) \quad (2.2)$$

which is much simpler.

When converted in to time domain, this equation becomes,

$$f_{out}(t) = f(t) * g(t) \quad (2.3)$$

which is linear convolution. Linear convolution can be implemented on hardware as a shifting bank of registers. The hardware implementation can be represented as follows.




Figure 2.4: FIR filter hardware implementation

The implementation is simply a bank of data registers, which shift the data forward with the arrival of a new sample. There is another coefficient bank, which holds the coefficient values of the designed filter folded in half (first 26 coefficients if the filter width is 51). With the arrival of a new sample, the coefficients are multiplied with the data and added together to form the final output. This implementation causes a delay of 51 samples but with the practical 48 kHz sampling rate, this is as close as it gets to a real-time output.

2.0.6 Coefficient Generation

It was explained earlier that this equalizer implementation only uses one filter per channel as opposed to the classic three. This is achieved through regeneration of filter coefficients every time the equalizer settings are adjusted.




Figure 2.5: Coefficient Generator

The bass, mid and treble coefficient banks are hardcoded into the DSP logic. What the user can set are the gain values for each band. Once the user sets these gain values and confirms the input, equalizer multiplies the value of each coefficient bank by its respective gain and adds them together to generate the master coefficient bank which we use for filtering the audio stream. The linear property of the signal makes sure that the new filter exactly matches the gain values set by the user.

3 | Cache Memory


Cache is used in between memory and the processor in-order to fetch instructions and data quickly to process.

A 32 byte cache that uses direct mapping was implemented. It was designed to work with a 512 location RAM which has 9 bits for the address. The cache contains 8 cache lines and 4 words for each line. Each cache line contains a Data valid bit (1 bit), Tag bits (4 bits), and data bits ($4 \times 8 = 32$ bits) making a cache line 37 bit wide. Therefore the address is split into 3 segments containing the,

- Tag (4 bits)
- Cache Line (3 bits)
- Word Offset (2 bits)

This process is done by a combinational logic circuit as shown in the figure. All cache lines are given to the inputs of a multiplexer where the selection bits are the “cache line” portion of the address given, so the corresponding cache line is filtered and given out from the multiplexer according to the address given. Then the “Tag” portion of the selected cache line is compared with the “Tag” portion of the address using XNOR to check whether they match. If they match a bit combination of “1111” can be observed at the output of the XNOR gate which can be reduced to a single bit using a 4 input AND gate. Therefore if a logic 1 is observed at the output of the AND gate, it confirms that the correct word is in the cache. The correct word then can be extracted from the selected cache line using another multiplexer which takes the 4 date bytes of the cache line in, and one word out of them is selected using the “word offset” portion of the address.

A data-valid bit was included in the cache line to indicate whether a write operation is performed on the RAM. When valid bit is false, it will identify the cache request as a miss and update the corresponding cache line with the new data.



4 | User Experience and Operation

The Equalizer is designed to make the operation as simple as possible. we took the maximum advantage of the built in interfaces of the DE2-115 board and made the controls very intuitive. To use the equalizer, user must give an audio input to the blue color line in port of the board and take an output from the green line out jack. Both ports accept standard 3.5mm AUX cables. There are three main controls

1. Reset button
2. Value switches
3. Set button

4.0.1 Reset Button

This directly connects to the reset function of the Wolfson audio CODEC itself. It is always a good idea to reset the audio controller before starting a session by pressing this button to clear out any garbage values in the buffers. If and when the equalizer gets stuck while using, the user can always press this button to resolve it. The reset sequence is near instantaneous and has negligible effect on the audio stream after resetting.

4.0.2 Value switches

These are the what actually defines the equalizer. There are 15 switches, 5 per band. These switches generate a 5 bit integer value to be given as the band gain, providing us with a precision of 2^5 steps. To equalize the audio stream, the user sets the gain of each band using these switches, while setting all switches of a band to zero, representing zero gain will mute the selected band.

4.0.3 Set Button

After setting the gain values from the switches, pressing this button will apply the values to the master filter pair. This button is what activates the coefficient generator we discussed earlier.

After performing the above steps, user can directly get the filtered audio through the line out jack. It can be either listened to using sound devices or visualized on a spectrum analyzer/oscilloscope.

5 | Issues Faced

Implementing a graphic equalizer is no easy task without any prior practical knowledge on the technology. Therefore, we faced a number of issues during the implementation, such as,

1. Since our sample rate is very high, the filter needs a lot of coefficients to properly filter the signal. Using a large number of coefficients rapidly consume the resources of the FPGA, therefore number of coefficients must be limited.
2. The coefficient limit then in turn produces a new problem. Without the proper number of coefficients, both the passband and stopband ripples of the filters become very high, resulting in a 'leaky' equalizer.
3. Before proper optimization, compile times reached up to 40 minutes. This made debugging the equalizer a slow and difficult process.
4. First tests did not include the I2C config module. But the default route-input-directly-to-output nature led us to believe the equalizer implementation was actually working.
5. Clipping is very commonplace when testing, making it very hard to get proper readings at a volume higher than a certain threshold.
6. Overflowing of internal buffers cause errors in the output sometimes.
7. Faulty cables can give misleading results.

6 | References

1. Altera DE2-115 User Guide
2. Wolfson WM873 datasheet
3. http://www.eecg.toronto.edu/~jayar/ece241_08F/AudioVideoCores/audio/audio.html

7 | Appendix: Codes

7.1 Graphic Equalizer

7.1.1 Main Code

```
1 module Graphic_EQ_V2 (
2     CLOCK_50,
3     reset,
4     AUD_ADCDAT,
5
6     AUD_BCLK,
7     AUD_ADCLRCK,
8     AUD_DACLRCK,
9
10    AUD_XCK,
11    AUD_DACDAT,
12    I2C_SCLK,
13    I2C_SDAT,
14
15    set,
16    bass_level,
17    mid_level,
18    treble_level
19 );
20
21     input CLOCK_50, reset, AUD_ADCDAT, set;
22     inout AUD_BCLK, AUD_ADCLRCK, AUD_DACLRCK, I2C_SCLK, I2C_SDAT;
23     output AUD_XCK, AUD_DACDAT;
24
25     input signed [4:0] bass_level, mid_level, treble_level;
26
27     wire [31:0] l_channel_audio_in, r_channel_audio_in, l_channel_audio_out,
28             ↳ r_channel_audio_out;
29     wire read_ready, write_ready, read_enable, write_enable;
30     wire read_clock;
31     wire [9:0] bass_ctrl, low_mid_ctrl, mid_ctrl, treble_ctrl;
32
33     assign read_enable = read_ready;
34     assign write_enable = write_ready;
35
36     Audio_Controller audioAudio_Controller(
37         // Inputs
```

```

37     .CLOCK_50(CLOCK_50),
38     .reset(~reset),
39
40     .read_audio_in(1'b1),
41     .left_channel_audio_out(l_channel_audio_out),
42     .right_channel_audio_out(r_channel_audio_out),
43     .write_audio_out(1'b1),
44
45     .AUD_ADCDAT(AUD_ADCDAT),
46
47     // Bidirectional
48     .AUD_BCLK(AUD_BCLK),
49     .AUD_ADCLRCK(AUD_ADCLRCK),
50     .AUD_DACLRCK(AUD_DACLRCK),
51
52     // Outputs
53     .left_channel_audio_in(l_channel_audio_in),
54     .right_channel_audio_in(r_channel_audio_in),
55     .audio_in_available(read_ready),
56
57     .audio_out_allowed(write_ready),
58
59     .AUD_XCK(AUD_XCK),
60     .AUD_DACDAT(AUD_DACDAT)
61 );
62
63
64 avconf conf(
65     // Host Side
66     .CLOCK_50(CLOCK_50),
67     .reset(reset),
68     // I2C Side
69     .I2C_SCLK(I2C_SCLK),
70     .I2C_SDAT(I2C_SDAT)
71 );
72
73 equalizer_ctrl eq_left(
74     .enter(set),
75
76     .bass_level(bass_level),
77     .mid_level(mid_level),
78     .treble_level(treble_level),
79
80     .d_in(l_channel_audio_in),
81     .d_out(l_channel_audio_out),
82     .clk(read_ready));
83
84 equalizer_ctrl eq_right(
85     .enter(set),
86
87     .bass_level(bass_level),

```

```
88     .mid_level(mid_level),  
89     .treble_level(treble_level),  
90  
91     .d_in(r_channel_audio_in),  
92     .d_out(r_channel_audio_out),  
93     .clk(read_ready));  
94  
95 endmodule
```

7.1.2 Equalizer

```
1 module Graphic_EQ_V2 (
2     CLOCK_50,
3     reset,
4     AUD_ADCDAT,
5
6     AUD_BCLK,
7     AUD_ADCLRCK,
8     AUD_DACLRCK,
9
10    AUD_XCK,
11    AUD_DACDAT,
12    I2C_SCLK,
13    I2C_SDAT,
14
15    set,
16    bass_level,
17    mid_level,
18    treble_level
19 );
20
21     input CLOCK_50, reset, AUD_ADCDAT, set;
22     inout AUD_BCLK, AUD_ADCLRCK, AUD_DACLRCK, I2C_SCLK, I2C_SDAT;
23     output AUD_XCK, AUD_DACDAT;
24
25     input signed [4:0] bass_level, mid_level, treble_level;
26
27     wire [31:0] l_channel_audio_in, r_channel_audio_in, l_channel_audio_out,
28             ↪ r_channel_audio_out;
29     wire read_ready, write_ready, read_enable, write_enable;
30     wire read_clock;
31     wire [9:0] bass_ctrl, low_mid_ctrl, mid_ctrl, treble_ctrl;
32
33     assign read_enable = read_ready;
34     assign write_enable = write_ready;
35
36     Audio_Controller audioAudio_Controller(
37         // Inputs
38         .CLOCK_50(CLOCK_50),
39         .reset(~reset),
40
41         .read_audio_in(1'b1),
42         .left_channel_audio_out(l_channel_audio_out),
43         .right_channel_audio_out(r_channel_audio_out),
44         .write_audio_out(1'b1),
45
46         .AUD_ADCDAT(AUD_ADCDAT),
47
48         // Bidirectionals
49         .AUD_BCLK(AUD_BCLK),
50         .AUD_ADCLRCK(AUD_ADCLRCK),
```

```

50     .AUD_DACLRCK(AUD_DACLRCK),
51
52     // Outputs
53     .left_channel_audio_in(l_channel_audio_in),
54     .right_channel_audio_in(r_channel_audio_in),
55     .audio_in_available(read_ready),
56
57     .audio_out_allowed(write_ready),
58
59     .AUD_XCK(AUD_XCK),
60     .AUD_DACDAT(AUD_DACDAT)
61 );
62
63
64 avconf conf(
65     // Host Side
66     .CLOCK_50(CLOCK_50),
67     .reset(reset),
68     // I2C Side
69     .I2C_SCLK(I2C_SCLK),
70     .I2C_SDAT(I2C_SDAT)
71 );
72
73 equalizer_ctrl eq_left(
74     .enter(set),
75
76     .bass_level(bass_level),
77     .mid_level(mid_level),
78     .treble_level(treble_level),
79
80     .d_in(l_channel_audio_in),
81     .d_out(l_channel_audio_out),
82     .clk(read_ready));
83
84 equalizer_ctrl eq_right(
85     .enter(set),
86
87     .bass_level(bass_level),
88     .mid_level(mid_level),
89     .treble_level(treble_level),
90
91     .d_in(r_channel_audio_in),
92     .d_out(r_channel_audio_out),
93     .clk(read_ready));
94
95 endmodule

```

7.1.3 Control Module

```
1 module equalizer_ctrl(
2     enter,
3
4     bass_level,
5     mid_level,
6     treble_level,
7
8     d_in,
9     d_out,
10
11    clk
12 );
13
14 input signed [32:1] d_in;
15 input enter, clk;
16
17 input signed [4:0] bass_level,mid_level,treble_level;
18
19 output reg signed[32:1] d_out;
20
21 reg signed [17:0] coef_bass [25:0] = '{
22     2,
23     2,
24     3,
25     3,
26     4,
27     5,
28     6,
29     8,
30     10,
31     11,
32     14,
33     16,
34     18,
35     21,
36     23,
37     26,
38     28,
39     31,
40     33,
41     35,
42     37,
43     39,
44     40,
45     41,
46     42,
47     42
48 };
49
50 reg signed [17:0] coef_mid [25:0] = '{
```

```

51 -1,
52 -1,
53 -2,
54 -3,
55 -4,
56 -6,
57 -9,
58 -11,
59 -14,
60 -16,
61 -18,
62 -19,
63 -19,
64 -17,
65 -13,
66 -7,
67 1,
68 11,
69 22,
70 34,
71 47,
72 58,
73 69,
74 78,
75 84,
76 87
77 };
```

78

```

79 reg signed [17:0] coef_treb [25:0] = '{
80 -1,
81 -1,
82 1,
83 2,
84 0,
85 0,
86 4,
87 8,
88 6,
89 0,
90 4,
91 15,
92 11,
93 -9,
94 -15,
95 4,
96 7,
97 -33,
98 -67,
99 -40,
100 0,
101 -49,
```

```

102    -155,
103    -134,
104    97,
105    344
106  };
107
108  reg signed [17:0] coef_final [25:0];
109  reg signed [31:0] shift_reg [50:0];
110  integer i;
111  integer j;
112
113  always @ (negedge enter) begin
114
115    for (i = 25; i > -1; i = i - 1)
116      coef_final[i] <= (coef_bass[i]*bass_level + coef_mid[i]*mid_level +
117                           → coef_treb[i]*treble_level)/3;
118
119  end
120
121  always @ (posedge clk)
122    begin
123
124      shift_reg[0] <= d_in/128;
125
126      for (j = 50; j > 0; j = j - 1)
127        shift_reg[j] <= shift_reg[j-1];
128
129  end
130
131  always @ (negedge clk)
132    begin
133      d_out <= (coef_final[25] * shift_reg[25]
134                  + coef_final[24] * (shift_reg[26] + shift_reg[24])
135                  + coef_final[23] * (shift_reg[27] + shift_reg[23])
136                  + coef_final[22] * (shift_reg[28] + shift_reg[22])
137                  + coef_final[21] * (shift_reg[29] + shift_reg[21])
138                  + coef_final[20] * (shift_reg[30] + shift_reg[20])
139                  + coef_final[19] * (shift_reg[31] + shift_reg[19])
140                  + coef_final[18] * (shift_reg[32] + shift_reg[18])
141                  + coef_final[17] * (shift_reg[33] + shift_reg[17])
142                  + coef_final[16] * (shift_reg[34] + shift_reg[16])
143                  + coef_final[15] * (shift_reg[35] + shift_reg[15])
144                  + coef_final[14] * (shift_reg[36] + shift_reg[14])
145                  + coef_final[13] * (shift_reg[37] + shift_reg[13])
146                  + coef_final[12] * (shift_reg[38] + shift_reg[12])
147                  + coef_final[11] * (shift_reg[39] + shift_reg[11])
148                  + coef_final[10] * (shift_reg[40] + shift_reg[10])
149                  + coef_final[9] * (shift_reg[41] + shift_reg[9])
150                  + coef_final[8] * (shift_reg[42] + shift_reg[8])
151                  + coef_final[7] * (shift_reg[43] + shift_reg[7])

```

```
152     + coef_final[6] * (shift_reg[44] + shift_reg[6])
153     + coef_final[5] * (shift_reg[45] + shift_reg[5])
154     + coef_final[4] * (shift_reg[46] + shift_reg[4])
155     + coef_final[3] * (shift_reg[47] + shift_reg[3])
156     + coef_final[2] * (shift_reg[48] + shift_reg[2])
157     + coef_final[1] * (shift_reg[49] + shift_reg[1])
158     + coef_final[0] * (shift_reg[50] + shift_reg[0]));
159
160   end
161
162 endmodule
```

7.2 Cache Memory

7.2.1 Top Level

```
1 module top_level_cache(clk,p_address,wen,hex0,hex1,hex2,dv);
2
3 input clk,wen;
4 input [8:0] p_address;
5 output dv;
6 output [6:0] hex0;
7 output [6:0] hex1;
8 output [6:0] hex2;
9 //output [6:0] hex5;
10 //output [6:0] hex6;
11 //output [6:0] hex7;
12 reg [31:0] din=32'd117893636;
13 wire [31:0] dout;
14 wire [7:0] cache_to_processor;
15 wire [6:0] mem_address;
16 wire _10MHz;
17 wire wen_debounced;
18
19 debouncer manual_clk_button(
20     .button_in(wen),
21     .button_out(wen_debounced),
22     .clk(clk));           //give a fast clock
23
24 pll _50MHz_to_10MHz(
25     .inclk0(clk),
26     .c0(_10MHz));
27
28 RAM ram(
29     .address(mem_address),
30     .clock(~_10MHz),
31     .data(din),
32     .wren(~wen_debounced),
33     .q(dout));
34
35 bi2bcd bi1(
36     .din(cache_to_processor),
37     .dout2(hex2),
38     .dout1(hex1),
39     .dout0(hex0));
40
41 //bi2bcd bi2(
42 //    .din(dout[15:8]),
43 //    .dout2(hex7),
44 //    .dout1(hex6),
45 //    .dout0(hex5));
46
47 cache_controller cache_Ctr(
```

```
48     .wren(~wen_debounced),
49     .clock(_10MHz),
50     .p_address(p_address),
51     .mem_address(mem_address),
52     .din(dout),
53     .dout(cache_to_processor),
54     .DV(dv));
55
56 //always @ (negedge _10MHz)
57 // begin
58 //   p_address_reg<=p_address;
59 // end
60
61 endmodule
```

7.2.2 Controller

```
1 module cache_controller(wren,clock,p_address,mem_address,din,dout,DV);
2
3 input [8:0] p_address;
4 input [31:0] din;
5 input clock,wren;
6 output [7:0] dout;
7 output [6:0] mem_address;
8
9 output DV;
10 wire [36:0]selected_line;
11 reg [1:0] STATE=2'd0;
12
13
14 reg [36:0] cache [7:0];
15
16 initial
17 begin
18     cache[0]=37'd0;
19     cache[1]=37'd0;
20     cache[2]=37'd0;
21     cache[3]=37'd0;
22     cache[4]=37'd0;
23     cache[5]=37'd0;
24     cache[6]=37'd0;
25     cache[7]=37'd0;
26 end
27
28 line_multiplexer line_multiplexer(
29     .data0x(cache[0][36:0]),
30     .data1x(cache[1][36:0]),
31     .data2x(cache[2][36:0]),
32     .data3x(cache[3][36:0]),
33     .data4x(cache[4][36:0]),
34     .data5x(cache[5][36:0]),
35     .data6x(cache[6][36:0]),
36     .data7x(cache[7][36:0]),
37     .sel(p_address[4:2]),
38     .result(selected_line));
39
40 word_multiplexer word_multiplexer(
41     .data3x(selected_line[31:24]),
42     .data2x(selected_line[23:16]),
43     .data1x(selected_line[15:8]),
44     .data0x(selected_line[7:0]),
45     .sel(p_address[1:0]),
46     .result(dout));
47
48 assign DV = (selected_line[36]&(&(p_address[8:5] ^ selected_line[35:32])));
49 assign mem_address=p_address[8:2];
50
```

```

51  always @(posedge clock)
52    begin
53      if (wren==1)
54        begin
55          cache[p_address[4:2]][36]<=0;
56        end
57      else if (DV==0)
58        begin
59          case(STATE)
60            2'd0:STATE<=2'd1;
61            2'd1:STATE<=2'd2;
62            2'd2:
63              begin
64                cache[p_address[4:2]]<={1'b1,p_address[8:5],din};
65                STATE<=2'd0;
66              end
67            default:STATE<=2'd0;
68          endcase
69        end
70    end
71 endmodule

```

7.2.3 Line Multiplexer

```
1 module line_multiplexer(
2     data0x,
3     data1x,
4     data2x,
5     data3x,
6     data4x,
7     data5x,
8     data6x,
9     data7x,
10    sel,
11    result);
12
13    input [36:0] data0x;
14    input [36:0] data1x;
15    input [36:0] data2x;
16    input [36:0] data3x;
17    input [36:0] data4x;
18    input [36:0] data5x;
19    input [36:0] data6x;
20    input [36:0] data7x;
21    input [2:0]   sel;
22    output reg [36:0] result=37'd0;
23
24
25    parameter d0=3'd0;
26    parameter d1=3'd1;
27    parameter d2=3'd2;
28    parameter d3=3'd3;
29    parameter d4=3'd4;
30    parameter d5=3'd5;
31    parameter d6=3'd6;
32    parameter d7=3'd7;
33
34    initial
35    begin
36        case(sel)
37            d0: result <= data0x;
38            d1: result <= data1x;
39            d2: result <= data2x;
40            d3: result <= data3x;
41            d4: result <= data4x;
42            d5: result <= data5x;
43            d6: result <= data6x;
44            d7: result <= data7x;
45            default: result<=37'd0;
46        endcase
47    end
48
49
50    always @(*)
```

```
51 begin
52   case(sel)
53     d0: result <= data0x;
54     d1: result <= data1x;
55     d2: result <= data2x;
56     d3: result <= data3x;
57     d4: result <= data4x;
58     d5: result <= data5x;
59     d6: result <= data6x;
60     d7: result <= data7x;
61     default: result<=37'd0;
62   endcase
63 end
64
65 endmodule
```

7.2.4 Word Multiplexer

```
1 module word_multiplexer(
2     data0x,
3     data1x,
4     data2x,
5     data3x,
6     sel,
7     result);
8
9 input [7:0] data0x;
10 input [7:0] data1x;
11 input [7:0] data2x;
12 input [7:0] data3x;
13 input [1:0] sel;
14 output reg [7:0] result=8'd0;
15
16 parameter d0=3'd0;
17 parameter d1=3'd1;
18 parameter d2=3'd2;
19 parameter d3=3'd3;
20
21 initial
22 begin
23     case(sel)
24         d0: result <= data0x;
25         d1: result <= data1x;
26         d2: result <= data2x;
27         d3: result <= data3x;
28         default: result<=8'd0;
29     endcase
30 end
31
32
33
34 always @(*)
35 begin
36     case(sel)
37         d0: result <= data0x;
38         d1: result <= data1x;
39         d2: result <= data2x;
40         d3: result <= data3x;
41         default: result<=8'd0;
42     endcase
43 end
44
45 endmodule
```

7.2.5 RAM

```
1 // megafunction wizard: %RAM: 1-PORT%
2 // GENERATION: STANDARD
3 // VERSION: WM1.0
4 // MODULE: altsyncram
5
6 // =====
7 // File Name: RAM.v
8 // Megafunction Name(s):
9 //      altsyncram
10 //
11 // Simulation Library Files(s):
12 //      altera_mf
13 // =====
14 // ****
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 //
17 // 15.0.0 Build 145 04/22/2015 SJ Full Version
18 // ****
19
20
21 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
22 //Your use of Altera Corporation's design tools, logic functions
23 //and other software and tools, and its AMPP partner logic
24 //functions, and any output files from any of the foregoing
25 //including device programming or simulation files), and any
26 //associated documentation or information are expressly subject
27 //to the terms and conditions of the Altera Program License
28 //Subscription Agreement, the Altera Quartus II License Agreement,
29 //the Altera MegaCore Function License Agreement, or other
30 //applicable license agreement, including, without limitation,
31 //that your use is for the sole purpose of programming logic
32 //devices manufactured by Altera and sold by Altera or its
33 //authorized distributors. Please refer to the applicable
34 //agreement for further details.
35
36
37 // synopsys translate_off
38 `timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module RAM (
41     address,
42     clock,
43     data,
44     wren,
45     q);
46
47     input [6:0] address;
48     input      clock;
49     input [31:0] data;
50     input      wren;
```

```

51     output [31:0] q;
52 `ifndef ALTERA_RESERVED_QIS
53 // synopsys translate_off
54 `endif
55     tri1 clock;
56 `ifndef ALTERA_RESERVED_QIS
57 // synopsys translate_on
58 `endif
59
60     wire [31:0] sub_wire0;
61     wire [31:0] q = sub_wire0[31:0];
62
63     altsyncram altsyncram_component (
64         .address_a (address),
65         .clock0 (clock),
66         .data_a (data),
67         .wren_a (wren),
68         .q_a (sub_wire0),
69         .aclr0 (1'b0),
70         .aclr1 (1'b0),
71         .address_b (1'b1),
72         .addressesstall_a (1'b0),
73         .addressesstall_b (1'b0),
74         .byteena_a (1'b1),
75         .byteena_b (1'b1),
76         .clock1 (1'b1),
77         .clocken0 (1'b1),
78         .clocken1 (1'b1),
79         .clocken2 (1'b1),
80         .clocken3 (1'b1),
81         .data_b (1'b1),
82         .eccstatus (),
83         .q_b (),
84         .rdet_a (1'b1),
85         .rdet_b (1'b1),
86         .wren_b (1'b0));
87
88     defparam
89         altsyncram_component.clock_enable_input_a = "BYPASS",
90         altsyncram_component.clock_enable_output_a = "BYPASS",
91         altsyncram_component.init_file = "memory.mif",
92         altsyncram_component.intended_device_family = "Cyclone IV E",
93         altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
94         altsyncram_component.lpm_type = "altsyncram",
95         altsyncram_component.numwords_a = 128,
96         altsyncram_component.operation_mode = "SINGLE_PORT",
97         altsyncram_component.outdata_aclr_a = "NONE",
98         altsyncram_component.outdata_reg_a = "CLOCKO",
99         altsyncram_component.power_up_uninitialized = "FALSE",
100        altsyncram_component.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
101        altsyncram_component.widthad_a = 7,
102        altsyncram_component.width_a = 32,

```

```

102     altsyncram_component.width_byteena_a = 1;
103
104
105 endmodule
106
107 // =====
108 // CNX file retrieval info
109 // =====
110 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
111 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
112 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
113 // Retrieval info: PRIVATE: AclrData NUMERIC "0"
114 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
115 // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
116 // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
117 // Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
118 // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
119 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
120 // Retrieval info: PRIVATE: Clken NUMERIC "0"
121 // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
122 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
123 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
124 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
125 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
126 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
127 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
128 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
129 // Retrieval info: PRIVATE: MIFfilename STRING "memory.mif"
130 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "128"
131 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
132 // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
133 // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
134 // Retrieval info: PRIVATE: RegData NUMERIC "1"
135 // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
136 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
137 // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
138 // Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
139 // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
140 // Retrieval info: PRIVATE: WidthAddr NUMERIC "7"
141 // Retrieval info: PRIVATE: WidthData NUMERIC "32"
142 // Retrieval info: PRIVATE: rden NUMERIC "0"
143 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
144 // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
145 // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
146 // Retrieval info: CONSTANT: INIT_FILE STRING "memory.mif"
147 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
148 // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
149 // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
150 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "128"
151 // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
152 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"

```

```

153 // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
154 // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
155 // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING
156   ↳ "NEW_DATA_NO_NBE_READ"
157 // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "7"
158 // Retrieval info: CONSTANT: WIDTH_A NUMERIC "32"
159 // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
160 // Retrieval info: USED_PORT: address 0 0 7 0 INPUT NODEFVAL "address[6..0]"
161 // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
162 // Retrieval info: USED_PORT: data 0 0 32 0 INPUT NODEFVAL "data[31..0]"
163 // Retrieval info: USED_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"
164 // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
165 // Retrieval info: CONNECT: @address_a 0 0 7 0 address 0 0 7 0
166 // Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
167 // Retrieval info: CONNECT: @data_a 0 0 32 0 data 0 0 32 0
168 // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
169 // Retrieval info: GEN_FILE: TYPE_NORMAL RAM.v TRUE
170 // Retrieval info: GEN_FILE: TYPE_NORMAL RAM.inc FALSE
171 // Retrieval info: GEN_FILE: TYPE_NORMAL RAM.cmp FALSE
172 // Retrieval info: GEN_FILE: TYPE_NORMAL RAM.bsf FALSE
173 // Retrieval info: GEN_FILE: TYPE_NORMAL RAM_inst.v FALSE
174 // Retrieval info: GEN_FILE: TYPE_NORMAL RAM_bb.v TRUE
175 // Retrieval info: LIB_FILE: altera_mf

```

7.2.6 Decoder

```
1 module decoder(din,dout);
2
3 input [3:0] din;
4 output reg [6:0] dout;
5
6
7
8 always @(din)
9 case(din)
10 4'd0:dout<=7'b1000000;
11 4'd1:dout<=7'b1111001;
12 4'd2:dout<=7'b0100100;
13 4'd3:dout<=7'b0110000;
14 4'd4:dout<=7'b0011001;
15 4'd5:dout<=7'b0010010;
16 4'd6:dout<=7'b0000010;
17 4'd7:dout<=7'b1111000;
18 4'd8:dout<=7'b0000000;
19 4'd9:dout<=7'b0011000;
20 endcase
21
22 endmodule
```



APPENDIX VERILOG, MATLAB and PYTHON CODES

DESIGN AND IMPLEMENTATION OF A CUSTOM PROCESSOR
OPTIMIZED FOR IMAGE PROCESSING

EN3030
Circuits and Systems Design

GROUP MEMBERS

- 150001C : G.Abarajithan
- 150172A : T.T.Fonseka
- 150689N : W.M.R.R.Wickramasinghe
- 150707V : C.Wimalasuriya

Contents

1 Verilog Codes	3
1.1 System Modules	3
1.1.1 State Machine	3
1.1.2 Automatic Controller	14
1.1.3 Processor Module	18
1.1.4 Top Level Module (System)	27
1.2 Controllers: MUX, DEMUX, Decoders, Routers	34
1.2.1 OPR: Operand Router	34
1.2.2 PRM: Parameter Router	36
1.2.3 ACI Decoder	38
1.2.4 AWM Mux	39
1.2.5 INC, DEC, RST Decoders	42
1.3 Registers	43
1.3.1 Shift Register Bank	43
1.3.2 Loop Registers	44
1.3.3 AR Registers	45
1.3.4 AW Registers	46
1.3.5 Data Registers	47
1.3.6 Program Counter	48
1.4 Special Modules	49
1.4.1 ADR Maker	49
1.4.2 Jump Decider	53
1.4.3 ALU	54
1.5 Data Memory	55
1.5.1 DATA MEMORY	55
1.5.2 DATA MEMORY 512	59
1.5.3 Memory Router	60
1.5.4 Data Memory Address Mux	63
1.5.5 Data Memory Write Enable Mux	66
1.5.6 Data Memory Input Data Mux	69
1.5.7 Data Memory Output Data Mux	72
1.5.8 Data Memory Write Enable Decoder	75
1.6 Instruction Memory	78
1.6.1 Instruction Memory Address Mux	78
1.6.2 Instruction Memory	81
1.7 Communication	85
1.7.1 UART: RX	85
1.7.2 UART: TX	91
1.7.3 TX Controller	95
1.7.4 Data Retriever	96
1.7.5 Data Writer	98

1.8	Other Modules	100
1.8.1	Binary to BCD Converter	100
1.8.2	Clock Control	101
1.8.3	Clock Divider	103
1.8.4	Debouncer	104
1.8.5	Decoder	105
1.8.6	Four Way Mux	106
1.8.7	Key Splitter	109
1.8.8	PLL for Clock Control	111
1.8.9	25 MHz PLL	118
1.8.10	Splitter	125
1.8.11	Two Way Mux	126
1.9	Definition Files	129
1.9.1	Keyword Definitions	129
1.9.2	Opcode Definitions	132
2	MATLAB Codes	133
2.1	Transmission and Reception	133
2.2	Error Analysis	140
3	Python Codes	141
3.1	Compiler	141
3.2	Simulator	148
3.3	Module to Parse Excel Sheet	157
3.4	Module to Build Verilog File	158
3.5	User Interface	159

Chapter 1

Verilog Codes

1.1 System Modules

1.1.1 State Machine

```
1 //File name : state_machine.v
2 //This module controls the control signals according to the
3 //instructions fetched from IRAM.
4
5 `include "define.v"
6 `include "opcode_define.v"
7 module state_machine(
8     clock,
9     MIDR,
10    TOG,
11    ACI,
12    AWM,
13    MEM,
14    ALU,
15    PRM_param,
16    PRM,
17    OPR,
18    ADR,
19    PCI,
20    STATE,
21    start,
22    status
23 );
24
25 input      clock ,start;
26 input [7:0] MIDR;
27
28 output reg [4:0] ACI=5'd0;
29 output reg [3:0] PRM_param=4'd0,ADR=4'd0;
30 output reg [2:0] AWM=3'd0,MEM=3'd0,OPR=3'd0,ALU=3'd0;
31 output reg [1:0] PRM=2'd0;
32 output reg PCI=0,TOG=0;
33 output reg status=0;
34 output reg [7:0] STATE = 8'd0;
```

```

35
36
37 always @(negedge clock)
38 begin
39   case(STATE)
40     `END:
41       begin
42         PCI <= 0;
43         ACI <= `aci_none;
44         AWM <= `awm_AC ;
45         MEM <= `mem_none;
46         ALU <= `alu_none;
47         PRM <= `prm_jmp;
48         OPR <= `opr_pc;
49         ADR <= `adr_none;
50         TOG <= 0;
51         PRM_param <= `jmp_jump;
52       if(start) //means negative edge of start button
53         begin
54           STATE <= `FETCH;
55           status<=1;
56         end
57       else status<=0;
58     end
59   `FETCH:
60   begin
61     PCI <= 0;
62     ACI <= `aci_none;
63     AWM <= `awm_AC ;
64     MEM <= `mem_none;
65     ALU <= `alu_none;
66     PRM <= `prm_none;
67     OPR <= `opr_none;
68     ADR <= `adr_none;
69     TOG <= 0;
70     STATE<= `FETCH_2;
71   end
72   `FETCH_2:
73   begin
74     PCI <= 1;
75     ACI <= `aci_none;
76     AWM <= `awm_AC ;
77     MEM <= `mem_midr_m_ci;
78     ALU <= `alu_none;
79     PRM <= `prm_none;
80     OPR <= `opr_none;
81     ADR <= `adr_none;
82     TOG <= 0;
83     STATE<= `FETCH_3;
84   end
85   `FETCH_3:

```

```

86      begin
87          PCI    <=    0;
88          ACI    <=    `aci_none;
89          AWM    <=    `awm_AC  ;
90          MEM    <=    `mem_none;
91          ALU    <=    `alu_none;
92          PRM    <=    `prm_none;
93          OPR    <=    `opr_none;
94          ADR    <=    `adr_none;
95          TOG    <=    0;
96          STATE<=    {MIDR[7:4],4'd0};
97          PRM_param <= MIDR[3:0];
98      end
99
100     `LODK:
101     begin
102         PCI    <=    1;
103         ACI    <=    `aci_none;
104         AWM    <=    `awm_AC  ;
105         MEM    <=    `mem_midr_m_ci;
106         ALU    <=    `alu_none;
107         PRM    <=    `prm_none;
108         OPR    <=    `opr_none;
109         ADR    <=    `adr_none;
110         TOG    <=    0;
111         STATE<=    `LODK_2;
112     end
113     `LODK_2:
114     begin
115         PCI    <=    0;
116         ACI    <=    `aci_AC;
117         AWM    <=    `awm_MIDR;
118         MEM    <=    `mem_none;
119         ALU    <=    `alu_none;
120         PRM    <=    `prm_none;
121         OPR    <=    `opr_none;
122         ADR    <=    `adr_none;
123         TOG    <=    0;
124         STATE<=    `FETCH_2;
125     end
126     `LADD:
127     begin
128         PCI    <=    1;
129         ACI    <=    `aci_none;
130         AWM    <=    `awm_AC  ;
131         MEM    <=    `mem_midr_m_ci;
132         ALU    <=    `alu_none;
133         PRM    <=    `prm_none;
134         OPR    <=    `opr_none;
135         ADR    <=    `adr_none;
136         TOG    <=    0;

```

```

137      STATE<=    `LADD_2;
138  end
139
140  `LADD_2:
141  begin
142      PCI  <=    0;
143      ACI  <=    `aci_none;
144      AWM  <=    `awm_MIDR  ;
145      MEM  <=    `mem_none;
146      ALU  <=    `alu_none;
147      PRM  <=    `prm_none;
148      OPR  <=    `opr_none;
149      ADR  <=    `adr_first2;
150      TOG  <=    0;
151      STATE<=    `LADD_3;
152  end
153
154  `LADD_3:
155  begin
156      PCI  <=    1;
157      ACI  <=    `aci_none;
158      AWM  <=    `awm_AC   ;
159      MEM  <=    `mem_midr_m_ci;
160      ALU  <=    `alu_none;
161      PRM  <=    `prm_none;
162      OPR  <=    `opr_none;
163      ADR  <=    `adr_none;
164      TOG  <=    0;
165      STATE<=    `LADD_4;
166  end
167
168  `LADD_4:
169  begin
170      PCI  <=    0;
171      ACI  <=    `aci_none;
172      AWM  <=    `awm_MIDR  ;
173      MEM  <=    `mem_none;
174      ALU  <=    `alu_none;
175      PRM  <=    `prm_none;
176      OPR  <=    `opr_none;
177      ADR  <=    `adr_mid8;
178      TOG  <=    0;
179      STATE<=    `LADD_5;
180  end
181
182  `LADD_5:
183  begin
184      PCI  <=    1;
185      ACI  <=    `aci_none;
186      AWM  <=    `awm_AC   ;
187      MEM  <=    `mem_midr_m_ci;

```

```

188      ALU    <=  `alu_none;
189      PRM    <=  `prm_none;
190      OPR    <=  `opr_none;
191      ADR    <=  `adr_none;
192      TOG    <=  0;
193      STATE<=  `LADD_6;
194
195
196  `LADD_6:
197  begin
198      PCI    <=  0;
199      ACI    <=  `aci_none;
200      AWM    <=  `awm_MIDR  ;
201      MEM    <=  `mem_none;
202      ALU    <=  `alu_none;
203      PRM    <=  `prm_none;
204      OPR    <=  `opr_none;
205      ADR    <=  `adr_last8;
206      TOG    <=  0;
207      STATE<=  `LADD_7;
208
209
210  `LADD_7:
211  begin
212      PCI    <=  0;
213      ACI    <=  `aci_none;
214      AWM    <=  `awm_AC   ;
215      MEM    <=  `mem_none;
216      ALU    <=  `alu_none;
217      PRM    <=  `prm_adr;
218      OPR    <=  `opr_none;
219      ADR    <=  `adr_none;
220      TOG    <=  0;
221      STATE<=  `FETCH_2;
222
223
224  `LOAD:
225  begin
226      PCI    <=  0;
227      ACI    <=  `aci_none;
228      AWM    <=  `awm_AC   ;
229      MEM    <=  `mem_none;
230      ALU    <=  `alu_none;
231      PRM    <=  `prm_adr;
232      OPR    <=  `opr_none;
233          ADR  <=  `adr_none;
234      TOG    <=  0;
235      STATE<=  `LOAD_2;
236
237
238  `LOAD_2:
239  begin

```

```

239      PCI  <=  0;
240      ACI  <=  `aci_none;
241      AWM  <=  `awm_AC  ;
242      MEM  <=  `mem_none;
243      ALU  <=  `alu_none;
244      PRM  <=  `prm_none;
245      OPR  <=  `opr_none;
246      ADR  <=  `adr_none;
247      TOG  <=  0;
248      STATE<=  `LOAD_3;
249
250
251  `LOAD_3:
252  begin
253      PCI  <=  0;
254      ACI  <=  `aci_none;
255      AWM  <=  `awm_AC  ;
256      MEM  <=  `mem_mddr_m_ci;
257      ALU  <=  `alu_none;
258      PRM  <=  `prm_none;
259      OPR  <=  `opr_none;
260      ADR  <=  `adr_none;
261      TOG  <=  0;
262      STATE<=  `FETCH_2;
263
264
265  `STAC:
266  begin
267      PCI  <=  0;
268      ACI  <=  `aci_MDDR;
269      AWM  <=  `awm_AC  ;
270      MEM  <=  `mem_dm_write;
271      ALU  <=  `alu_none;
272      PRM  <=  `prm_adr;
273      OPR  <=  `opr_none;
274      ADR  <=  `adr_none;
275      TOG  <=  0;
276      STATE<=  `FETCH_2;
277
278
279  `COPY:
280  begin
281      PCI  <=  1;
282      ACI  <=  `aci_none;
283      AWM  <=  `awm_AC  ;
284      MEM  <=  `mem_midr_m_ci;
285      ALU  <=  `alu_none;
286      PRM  <=  `prm_none;
287      OPR  <=  `opr_none;
288      ADR  <=  `adr_none;
289      TOG  <=  0;
290      STATE<=  `COPY_2;

```

```

290      end
291  `COPY_2:
292    begin
293      PCI  <=  0;
294      ACI  <=  `aci_none;
295      AWM  <=  `awm_AC  ;
296      MEM  <=  `mem_none;
297      ALU   <=  `alu_none;
298      PRM  <=  `prm_none;
299      OPR  <=  `opr_aci_awm;
300      ADR  <=  `adr_none;
301      TOG  <=  0;
302      STATE<=  `FETCH_2;
303    end
304  `RSET:
305    begin
306      PCI  <=  1;
307      ACI  <=  `aci_none;
308      AWM  <=  `awm_AC  ;
309      MEM  <=  `mem_midr_m_ci;
310      ALU   <=  `alu_none;
311      PRM  <=  `prm_none;
312      OPR  <=  `opr_none;
313      ADR  <=  `adr_none;
314      TOG  <=  0;
315      STATE<=  `RSET_2;
316    end
317  `RSET_2:
318    begin
319      PCI  <=  0;
320      ACI  <=  `aci_none;
321      AWM  <=  `awm_AC  ;
322      MEM  <=  `mem_none;
323      ALU   <=  `alu_none;
324      PRM  <=  `prm_none;
325      OPR  <=  `opr_RST;
326      ADR  <=  `adr_none;
327      TOG  <=  0;
328      STATE<=  `FETCH_2;
329    end
330  `JUMP:
331    begin
332      PCI  <=  1;
333      ACI  <=  `aci_none;
334      AWM  <=  `awm_AC  ;
335      MEM  <=  `mem_midr_m_ci;
336      ALU   <=  `alu_none;
337      PRM  <=  `prm_none;
338      OPR  <=  `opr_none;
339      ADR  <=  `adr_none;
340      TOG  <=  0;

```

```

341      STATE<=  `JUMP_2;
342  end
343 `JUMP_2:
344 begin
345   PCI  <=  0;
346   ACI  <=  `aci_none;
347   AWM  <=  `awm_AC  ;
348   MEM  <=  `mem_none;
349   ALU  <=  `alu_none;
350   PRM  <=  `prm_jmp;
351   OPR  <=  `opr_pc;
352   ADR  <=  `adr_none;
353   TOG  <=  0;
354   STATE<=  `FETCH;
355 end
356 `INCR:
357 begin
358   PCI  <=  1;
359   ACI  <=  `aci_none;
360   AWM  <=  `awm_AC  ;
361   MEM  <=  `mem_midr_m_ci;
362   ALU  <=  `alu_none;
363   PRM  <=  `prm_none;
364   OPR  <=  `opr_none;
365   ADR  <=  `adr_none;
366   TOG  <=  0;
367   STATE<=  `INCR_2;
368 end
369
370 `INCR_2:
371 begin
372   PCI  <=  0;
373   ACI  <=  `aci_none;
374   AWM  <=  `awm_AC  ;
375   MEM  <=  `mem_none;
376   ALU  <=  `alu_none;
377   PRM  <=  `prm_none;
378   OPR  <=  `opr_inc;
379   ADR  <=  `adr_none;
380   TOG  <=  0;
381   STATE<=  `FETCH_2;
382 end
383
384 `DECR:
385 begin
386   PCI  <=  1;
387   ACI  <=  `aci_none;
388   AWM  <=  `awm_AC  ;
389   MEM  <=  `mem_midr_m_ci;
390   ALU  <=  `alu_none;
391   PRM  <=  `prm_none;

```

```

392      OPR  <=  `opr_none;
393      ADR  <=  `adr_none;
394      TOG  <=  0;
395      STATE<=  `DECR_2;
396  end
397
398  `DECR_2:
399  begin
400      PCI  <=  0;
401      ACI  <=  `aci_none;
402      AWM  <=  `awm_AC ;
403      MEM  <=  `mem_none;
404      ALU  <=  `alu_none;
405      PRM  <=  `prm_none;
406      OPR  <=  `opr_dec;
407      ADR  <=  `adr_none;
408      TOG  <=  0;
409      STATE<=  `FETCH_2;
410  end
411
412  `ADD:
413  begin
414      PCI  <=  0;
415      ACI  <=  `aci_none;
416      AWM  <=  `awm_AC ;
417      MEM  <=  `mem_none;
418      ALU  <=  `alu_add;
419      PRM  <=  `prm_add_sub;
420      OPR  <=  `opr_none;
421      ADR  <=  `adr_none;
422      TOG  <=  0;
423      STATE<=  `FETCH_2;
424  end
425
426  `SUBT:
427  begin
428      PCI  <=  0;
429      ACI  <=  `aci_none;
430      AWM  <=  `awm_AC ;
431      MEM  <=  `mem_none;
432      ALU  <=  `alu_sub;
433      PRM  <=  `prm_add_sub;
434      OPR  <=  `opr_none;
435      ADR  <=  `adr_none;
436      TOG  <=  0;
437      STATE<=  `FETCH_2;
438  end
439
440  `DIV:
441  begin
442      PCI  <=  1;

```

```

443      ACI  <=  `aci_none;
444      AWM  <=  `awm_AC  ;
445      MEM  <=  `mem_midr_m_ci;
446      ALU  <=  `alu_none;
447      PRM  <=  `prm_none;
448      OPR  <=  `opr_none;
449      ADR  <=  `adr_none;
450      TOG  <=  0;
451      STATE<=  `DIV_2;
452
453      end
454      `DIV_2:
455      begin
456          PCI  <=  0;
457          ACI  <=  `aci_none;
458          AWM  <=  `awm_MIDR  ;
459          MEM  <=  `mem_none;
460          ALU  <=  `alu_div;
461          PRM  <=  `prm_none;
462          OPR  <=  `opr_none;
463          ADR  <=  `adr_none;
464          TOG  <=  0;
465          STATE<=  `FETCH_2;
466
467      end
468      `MUL:
469      begin
470          PCI  <=  1;
471          ACI  <=  `aci_none;
472          AWM  <=  `awm_AC  ;
473          MEM  <=  `mem_midr_m_ci;
474          ALU  <=  `alu_none;
475          PRM  <=  `prm_none;
476          OPR  <=  `opr_none;
477          ADR  <=  `adr_none;
478          TOG  <=  0;
479          STATE<=  `MUL_2;
480
481      end
482      `MUL_2:
483      begin
484          PCI  <=  0;
485          ACI  <=  `aci_none;
486          AWM  <=  `awm_MIDR  ;
487          MEM  <=  `mem_none;
488          ALU  <=  `alu_mul;
489          PRM  <=  `prm_none;
490          OPR  <=  `opr_none;
491          ADR  <=  `adr_none;
492          TOG  <=  0;
493          STATE<=  `FETCH_2;
494
495      end
496      `TOGL:
497      begin

```

```

494      PCI  <=  0;
495      ACI  <=  `aci_none;
496      AWM  <=  `awm_AC  ;
497      MEM  <=  `mem_none;
498      ALU  <=  `alu_none;
499      PRM  <=  `prm_none;
500      OPR  <=  `opr_none;
501      ADR  <=  `adr_none;
502      TOG  <=  1;
503      STATE<=  `FETCH_2;
504      end
505  `NOOP:
506      begin
507          PCI  <=  0;
508          ACI  <=  `aci_none;
509          AWM  <=  `awm_AC  ;
510          MEM  <=  `mem_none;
511          ALU  <=  `alu_none;
512          PRM  <=  `prm_none;
513          OPR  <=  `opr_none;
514          ADR  <=  `adr_none;
515          TOG  <=  0;
516          STATE<=  `FETCH_2;
517      end
518      default: STATE <= `END;
519  endcase
520 end
521
522 endmodule

```

1.1.2 Automatic Controller

```
1 //File name : Automatic_controller.v
2 //This module is responsible for switching between modes of operations
3 //→ automatically.
4
5 module Automatic_controller(
6     clk,
7     mode,
8     ram_mode,
9     p_start,
10    tx_start,
11    receive_status,
12    processor_status,
13    tx_status,
14    reset,
15    idle_mode
16 );
17
18
19 input clk,receive_status,processor_status,tx_status,reset,idle_mode;
20
21 output reg [1:0] mode = 2'b01;
22 output reg ram_mode = 1'b1;
23 output reg tx_start = 1'b0;
24 output reg p_start = 1'b0;
25
26 parameter LOAD_INS = 3'b000;
27 parameter LOAD_DAT = 3'b001;
28 parameter PROCESS = 3'b010;
29 parameter TRANSMIT = 3'b011;
30 parameter IDLE_INS = 3'b100;
31 parameter IDLE_DAT = 3'b101;
32
33 reg [2:0] STATE = 3'b000;
34
35 reg a = 1'b0;
36 reg b = 1'b0;
37 reg c = 1'b0;
38 reg d = 1'b0;
39 reg e = 1'b0;
40 reg f = 1'b0;
41 reg g = 1'b0;
42 reg h = 1'b0;
43 reg i = 1'b0;
44 reg j = 1'b0;
45
46 always @(negedge clk)
47 case(STATE)
48     IDLE_DAT:
49         begin
50             i      <= reset;
51             j      <= i;
```

```

50      g          <= idle_mode;
51      h          <= g;
52      ram_mode <= 1'b0;
53      if(~g & h)
54      begin
55          STATE <= LOAD_DAT;
56          mode    <= 2'b01;
57      end
58      else if(~i & j)
59      begin
60          STATE    <= IDLE_INS;
61          p_start <= 1'b0;
62          mode    <= 2'b00;
63      end
64  end
65 IDLE_INS:
66 begin
67     g          <= idle_mode;
68     h          <= g;
69     i          <= reset;
70     j          <= i;
71     ram_mode <= 1'b1;
72     if(~g & h)
73     begin
74         STATE <= LOAD_DAT;
75         mode    <= 2'b01;
76     end
77     else if(~i & j)
78     begin
79         STATE    <= IDLE_DAT;
80         p_start <= 1'b0;
81         mode    <= 2'b00;
82     end
83 end
84 LOAD_INS:
85 begin
86     a          <= receive_status;
87     b          <= a;
88     c          <= 1'b0;
89     d          <= 1'b0;
90     e          <= 1'b0;
91     f          <= 1'b0;
92     mode      <= 2'b01;
93     ram_mode <= 1'b1;
94     tx_start <= 1'b0;
95     p_start   <= 1'b0;
96     if(a & ~b)
97         STATE <= LOAD_DAT;
98 end
99 LOAD_DAT:
100 begin

```

```

101      a      <= receive_status;
102      b      <= a;
103      c      <= 1'b0;
104      d      <= 1'b0;
105      e      <= 1'b0;
106      f      <= 1'b0;
107      g      <= idle_mode;
108      h      <= g;
109      ram_mode <= 1'b0;
110      tx_start <= 1'b0;
111      if(~reset)
112          STATE <= LOAD_INS;
113      else if(a & ~b)
114          begin
115              STATE    <= PROCESS;
116              p_start <= 1'b1;
117              mode     <= 2'b10;
118          end
119      else if(~g & h)
120          begin
121              STATE    <= IDLE_DAT;
122              p_start <= 1'b0;
123              mode     <= 2'b00;
124          end
125      else
126          begin
127              p_start <= 1'b0;
128              mode     <= 2'b01;
129          end
130      end
131  PROCESS:
132      begin
133          c <= processor_status;
134          d <= c;
135          e      <= 1'b0;
136          f      <= 1'b0;
137          ram_mode <= 1'b0;
138          tx_start <= 1'b0;
139          p_start <= 1'b0;
140          if (~c & d)
141              begin
142                  STATE <= TRANSMIT;
143                  tx_start <= 1'b1;
144                  mode     <= 2'b11;
145              end
146          else
147              begin
148                  tx_start <= 1'b0;
149                  mode     <= 2'b10;
150              end
151      end

```

```

152    TRANSMIT:
153        begin
154            e <= tx_status;
155            f <= e;
156            c      <= 1'b0;
157            d      <= 1'b0;
158            ram_mode <= 1'b0;
159            tx_start <= 1'b0;
160            p_start  <= 1'b0;
161            if (e & ~f)
162                begin
163                    STATE <= 2'b01;
164                    mode     <= 2'b01;
165                end
166            else mode      <= 2'b11;
167        end
168    default:
169        begin
170            a      <= 1'b0;
171            b      <= 1'b0;
172            c      <= 1'b0;
173            d      <= 1'b0;
174            e      <= 1'b0;
175            f      <= 1'b0;
176            g      <= 1'b0;
177            h      <= 1'b0;
178            i      <= 1'b0;
179            j      <= 1'b0;
180            mode    <= 2'b01;
181            ram_mode <= 1'b1;
182            tx_start <= 1'b0;
183            p_start  <= 1'b0;
184            STATE    <= LOAD_INS;
185        end
186    endcase
187 endmodule

```

1.1.3 Processor Module

```
1 //File name : Processor.v
2 //This module is the heart of the project, the processor.
3 //Contains many general/special purpose registers and state machine.
4
5 module processor(
6     clock,
7     D_address,
8     D_din,
9     D_dout,
10    D_wen,
11    p_enable,
12    I_dout,
13    I_address,
14    STATE,
15    status,
16    ADR_to_Tx);
17
18 input      clock,p_enable;
19 input [7:0]  D_dout;
20 input [7:0]  I_dout;
21
22
23 output [17:0] D_address;
24 output [17:0] ADR_to_Tx;
25 output [7:0]  D_din;
26 output      D_wen;
27 output [7:0]  I_address;
28 output [7:0]  STATE;
29 output      status;
30
31
32 //wiring
33
34 wire [7:0] AC_to_AWM;
35 wire [7:0] K0_to_AWM;
36 wire [7:0] K1_to_AWM;
37 wire [7:0] G0_to_AWM;
38 wire [7:0] G1_to_AWM;
39 wire [7:0] G2_to_AWM;
40 wire [7:0] MDDR_out;
41 wire [7:0] MIDR_out;
42 wire [7:0] A_BUS;
43
44 wire [7:0] OPR_to_INC;
45 wire [7:0] OPR_to_DEC;
46 wire [7:0] OPR_to_ACI;
47 wire [7:0] OPR_to_AWM;
48 wire [7:0] OPR_to_din_PC;
49 wire [7:0] OPR_to_RST;
```

50

```

51  wire      SM_to_ADR_TOG;
52  wire [4:0] SM_to_ACI;
53  wire [2:0] SM_to_AWM;
54  wire [2:0] SM_to_MEM;
55  wire [2:0] SM_to_ALU;
56  wire [3:0] SM_to_PRM_param;
57  wire [1:0] SM_to_PRM_sel;
58  wire [2:0] SM_to_OPR;
59  wire [3:0] SM_to_ADR;
60  wire      SM_to_PC;
61
62  wire ACI_to_MDDR;
63  wire ACI_to_MDDR_Cin2;
64  wire ACI_to_K0_Cin;
65  wire ACI_to_K1_Cin;
66  wire ACI_to_G_SHF;
67  wire ACI_to_AC;
68
69  wire [3:0] PRM_to_ADR;
70  wire [3:0] PRM_to_JMP;
71  wire [2:0] PRM_to_AWM;
72
73  wire INC_to_ART;
74  wire INC_to_ARG;
75  wire INC_to_AWT;
76  wire INC_to_AWG;
77  wire INC_to_AC;
78  wire INC_to_K0;
79  wire INC_to_K1;
80
81
82  wire DEC_to_ART;
83  wire DEC_to_ARG;
84  wire DEC_to_AWT;
85  wire DEC_to_AWG;
86  wire DEC_to_AC;
87  wire DEC_to_K0;
88  wire DEC_to_K1;
89  wire AC_Z;
90
91
92  wire [8:0] ART_to_ADR;
93  wire [8:0] ARG_to_ADR;
94  wire [8:0] AWT_to_ADR;
95  wire [8:0] AWG_to_ADR;
96  wire      INC_to_ADR;
97  wire      DEC_to_ADR;
98  wire [17:0] ADR_to_DMEM;
99  wire      ADR_to_JMP_TOG;
100 wire      ADR_to_AWG_cin;
101 wire      ADR_to_AWT_cin;

```

```

102  wire      ADR_to_ARG_cin;
103  wire      ADR_to_ART_cin;
104  wire      ADR_to_ARG_ref_cin;
105  wire      ADR_to_ART_ref_cin;
106  wire [8:0] ADR_to_ART_data;
107  wire [8:0] ADR_to_ARG_data;
108  wire [8:0] ADR_to_AWT_data;
109  wire [8:0] ADR_to_AWG_data;
110
111  wire ARG_to_JMP_Z;
112  wire ART_to_JMP_Z;
113  wire K0_to_JMP_Z;
114  wire K1_to_JMP_Z;
115
116  wire      JMP_to_PC_Cin;
117  wire [7:0] PC_IMEM;
118
119  wire RST_to_AC;
120  wire RST_to_ADR;
121  wire RST_to_ART;
122  wire RST_to_ARG;
123  wire RST_to_AWT;
124  wire RST_to_AWG;
125  wire RST_to_K0;
126  wire RST_to_K1;
127
128  wire [7:0] IMEM_to_MIDR;
129  wire [7:0] DMEM_to_MDDR;
130
131
132  assign DMEM_to_MDDR=D_dout;
133  assign IMEM_to_MIDR=I_dout;
134  assign I_address=PC_IMEM;
135  assign D_address=ADR_to_DMEM;
136  assign D_wen=SM_to_MEM[2];
137  assign D_din=MDDR_out;
138
139 //STATE MACHINE
140
141 state_machine SM(
142     .clock(clock),
143     .MIDR(MIDR_out),
144     .TOG(SM_to_ADR_TOG),
145     .ACI(SM_to_ACI),
146     .AWM(SM_to_AWM),
147     .MEM(SM_to_MEM),
148     .ALU(SM_to_ALU),
149     .PRM_param(SM_to_PRM_param),
150     .PRM(SM_to_PRM_sel),
151     .OPR(SM_to_OPR),
152     .ADR(SM_to_ADR),

```

```

153     .PCI(SM_to_PC),
154     .STATE(STATE),
155     .start(p_enable),
156     .status(status));
157
158
159 //PRM ROUTER
160
161 PRM prm_router(
162     .PARAM(SM_to_PRM_param),
163     .select(SM_to_PRM_sel),
164     .to_ADR(PRM_to_ADR),
165     .to_JMP(PRM_to_JMP),
166     .to_AWM(PRM_to_AWM));
167
168 //ACI DECODER
169
170 ACI_decoder ACI(
171     .A_sel(SM_to_ACI | OPR_to_ACI[4:0]),
172     .MDDR(ACI_to_MDDR_Cin2),
173     .K0(ACI_to_K0_Cin),
174     .K1(ACI_to_K1_Cin),
175     .G(ACI_to_G_SHF),
176     .AC(ACI_to_AC));
177
178 //AWM MULTIPLEXER
179
180 AWM_mux AWM_mux(
181     .data0x(AC_to_AWM[7:0]),      //AC
182     .data1x(MDDR_out),          //MDDR
183     .data2x(K0_to_AWM),         //K0
184     .data3x(K1_to_AWM),         //K1
185     .data4x(G0_to_AWM),         //G0
186     .data5x(G1_to_AWM),         //G1
187     .data6x(G2_to_AWM),         //G2
188     .data7x(MIDR_out),          //MIDR
189     .sel(OPR_to_AWM[2:0] | SM_to_AWM | PRM_to_AWM),
190     .result(A_BUS));           //A_Bus
191
192 //INC DECODER
193
194 INC_DEC_RST INC(      //instantiate increment
195     .I_sel(OPR_to_INC),
196     .ADR(INC_to_ADR),
197     .ART(INC_to_ART),
198     .ARG(INC_to_ARG),
199     .AWT(INC_to_AWT),
200     .AWG(INC_to_AWG),
201     .AC(INC_to_AC),
202     .K0(INC_to_K0),
203     .K1(INC_to_K1));

```

```

204
205
206 //ALU
207
208 ALU ALU(
209     .select(SM_to_ALU),
210     .A_bus(A_BUS),
211     .Z_out(AC_Z),           //Z
212     .AC(AC_to_AWM),        //AC
213     .cin_AC(ACI_to_AC),
214     .inc_AC(INC_to_AC),    //inc_AC
215     .dec_AC(DEC_to_AC),    //dec_AC
216     .clk(clock),
217     .rst(RST_to_AC));
218
219 //ADDRESS MAKER
220
221 ADR_maker ADR(
222     .AWREF(ADR_to_Tx),
223     .in_Clock(clock),
224     .A(A_BUS),
225     .ART(ART_to_ADR),
226     .ARG(ARG_to_ADR),
227     .AWT(AWT_to_ADR),
228     .AWG(AWG_to_ADR),
229     .inc(INC_to_ADR),
230     .dec(DEC_to_ADR),
231     .TOG_inc(SM_to_ADR_TOG),
232     .TOG(ADR_to_JMP_TOG),
233     .SEL(PRM_to_ADR | SM_to_ADR),
234     .reset(RST_to_ADR),
235     .d_out(ADR_to_DMEM),
236     .d_to_ART(ADR_to_ART_data),
237     .d_to_ARG(ADR_to_ARG_data),
238     .d_to_AWT(ADR_to_AWT_data),
239     .d_to_AWG(ADR_to_AWG_data),
240     .cin_ART(ADR_to_ART_cin),
241     .cin_ARG(ADR_to_ARG_cin),
242     .cin_AWT(ADR_to_AWT_cin),
243     .cin_AWG(ADR_to_AWG_cin),
244     .cin_ART_ref(ADR_to_ART_ref_cin),
245     .cin_ARG_ref(ADR_to_ARG_ref_cin));
246
247 //JUMP MULTIPLEXER
248
249 JMP_mux JMP(
250     .JMP_sel(PRM_to_JMP),
251     .AC_Z(AC_Z),
252     .ZT(ADR_to_JMP_TOG),
253     .ZRG(ARG_to_JMP_Z),
254     .ZRT(ART_to_JMP_Z),

```

```

255     .ZK0(K0_to_JMP_Z),
256     .ZK1(K1_to_JMP_Z),
257     .J(JMP_to_PC_Cin));
258
259 //OPR
260
261 OPR OPR(
262     .MIDR(MIDR_out),
263     .select(SM_to_OPR),
264     .ACI(OPR_to_ACI),
265     .AWM(OPR_to_AWM),
266     .INC(OPR_to_INC),
267     .DEC(OPR_to_DEC),
268     .din_PC(OPR_to_din_PC),
269     .RST(OPR_to_RST));
270
271 //RESET DECODER
272
273 INC_DEC_RST RST(
274     .I_sel(OPR_to_RST),
275     .ADR(RST_to_ADR),
276     .ART(RST_to_ART),
277     .ARG(RST_to_ARG),
278     .AWT(RST_to_AWT),
279     .AWG(RST_to_AWG),
280     .AC(RST_to_AC),
281     .K0(RST_to_K0),
282     .K1(RST_to_K1));
283
284 //DECREMENT DECODER
285
286 INC_DEC_RST DEC(
287     .I_sel(OPR_to_DEC),
288     .ADR(DEC_to_ADR),
289     .ART(DEC_to_ART),
290     .ARG(DEC_to_ARG),
291     .AWT(DEC_to_AWT),
292     .AWG(DEC_to_AWG),
293     .AC(DEC_to_AC),
294     .K0(DEC_to_K0),
295     .K1(DEC_to_K1));
296
297
298
299 //registers
300
301 //PC
302
303 reg_PC PC(
304     .clk(clock),
305     .cin(JMP_to_PC_Cin),

```

```

306     .inc(SM_to_PC),
307     .d_in(OPR_to_din_PC),
308     .d_out(PC_IMEM));
309
310 //MIDR
311
312 reg_DATA MIDR(
313     .clk(clock),
314     .d_in1(8'd0),
315     .d_in2(IMEM_to_MIDR),
316     .c_in1(0),
317     .c_in2(SM_to_MEM[0]),
318     .d_out(MIDR_out));
319
320 //MDDR
321
322 reg_DATA MDDR(
323     .clk(clock),
324     .d_in1(DMEM_to_MDDR),
325     .d_in2(A_BUS),
326     .c_in1(SM_to_MEM[1]),
327     .c_in2(ACI_to_MDDR_Cin2),
328     .d_out(MDDR_out));
329
330 //ART
331
332 reg_ARG_ART ART(
333     .clk(clock),
334     .inc(INC_to_ART),
335     .dec(DEC_to_ART),
336     .reset(RST_to_ART),
337     .Z_OUT(ART_to JMP_Z),      //ZRT
338     .d_out(ART_to_ADR),
339     .cin(ADR_to_ART_cin),
340     .cin_ref(ADR_to_ART_ref_cin),
341     .d_from_ADR(ADR_to_ART_data));
342
343 //ARG
344
345 reg_ARG_ART ARG(
346     .clk(clock),
347     .inc(INC_to_ARG),
348     .dec(DEC_to_ARG),
349     .reset(RST_to_ARG),
350     .Z_OUT(ARG_to JMP_Z),      //ZRG
351     .d_out(ARG_to_ADR),
352     .cin(ADR_to_ARG_cin),
353     .cin_ref(ADR_to_ARG_ref_cin),
354     .d_from_ADR(ADR_to_ARG_data));
355
356 //AWT

```

```

357
358 reg_AWG_AWT AWT(
359     .clk(clock),
360     .inc(INC_to_AWT),           //inc_AWT
361     .dec(DEC_to_AWT),           //dec_AWT
362     .reset(RST_to_AWT),
363     .d_out(AWT_to_ADR),        //AWT out
364     .d_from_ADR(ADR_to_AWT_data),
365     .cin(ADR_to_AWT_cin));
366
367 //AWG
368
369 reg_AWG_AWT AWG(
370     .clk(clock),
371     .inc(INC_to_AWG),           //inc_AWG
372     .dec(DEC_to_AWG),           //dec_AWG
373     .reset(RST_to_AWG),
374     .d_out(AWG_to_ADR),        //AWG out
375     .d_from_ADR(ADR_to_AWG_data),
376     .cin(ADR_to_AWG_cin));
377
378 //K0
379
380 reg_K K0(
381     .din(A_BUS),
382     .dout(K0_to_AWM),
383     .clk(clock),
384     .write(ACI_to_K0_Cin),
385     .rst(RST_to_K0),
386     .inc(INC_to_K0),
387     .dec(DEC_to_K0),
388     .k_Z(K0_to_JMP_Z));
389
390 //K1
391
392 reg_K K1(
393     .din(A_BUS),
394     .dout(K1_to_AWM),
395     .clk(clock),
396     .write(ACI_to_K1_Cin),
397     .rst(RST_to_K1),
398     .inc(INC_to_K1),
399     .dec(DEC_to_K1),
400     .k_Z(K1_to_JMP_Z));
401
402 //G
403
404 reg_G G(
405     .din(A_BUS),
406     .G0_out(G0_to_AWM),
407     .G1_out(G1_to_AWM),

```

```
408      .G2_out(G2_to_AWM),  
409      .clk(clock),  
410      .shift(ACI_to_G_SHF));  
411  
412 endmodule
```

1.1.4 Top Level Module (System)

```

1 //File name : top_level_module.v
2 //This module is used to gather all of the sub modules into one project
3   → module.
4
5   module
6     → top_level_module(hex7,hex6,hex5,hex4,hex3,hex2,hex1,hex0,user_addr_control,
7     → write_done,
8       in_Clock, rx_serial,
9       manual_clk,clk_mode, tx_serial, retrieve_done, tx_active,
10      processor_status,iram_output,
11      test_wire,
12      reset_processor,idle_button
13    );
14
15   input idle_button;
16   input reset_processor;           //Reset Processor to load intructions again
17   input in_Clock;                //50Mhz clock(original clock)
18   input rx_serial;              //receiving serial line
19   input manual_clk;             //key0 manual clock button
20   input clk_mode;               //key1 clock mode selection button to select
21     → 10MHz/1Hz/manual/25MHz
22   input [17:0]user_addr_control; //address bus to 18 switches
23
24   output write_done;            //LEDR0 to indicate Memory storage from Rx is
25     → done
26   output tx_serial;            //transmission serial line
27   output retrieve_done;         //LEDR2 to indicate transmission from Tx is done
28   output tx_active;            //LEDR1 to indicate Tx status(lit means
29     → transmitting)
30
31   output processor_status;     //LEDG7 indicates processor status(busy or not)
32   output [6:0]hex7;            //seven segment display(SSD) indicates current mode
33
34   output [6:0]hex6;            //seven segment display(SSD) indicates Selected
35
36   output [6:0]hex5;            //2 (SSDs) indicates Current state of state
37
38   output [6:0]hex4;            //seven segment display(SSD) indicates current
39   output [6:0]hex3;            //clock speed when processing 10MHz/1Hz/manual/25MHz
40
41   output [6:0]hex2;            //3 SSDs indicates the current dram memory output
42
43   output [6:0]hex1;
44
45   output [6:0]hex0;
46
47   output [7:0]iram_output;     //also wired to RLED17-RLED10
48
49   output [6:0]test_wire;        //GLED3-GLED0 => 4LSB of AWT | GLED6-GLED4 =>
50     → 3LSB of AWG
51
52
53
54
55
56
57 //processor related wires
58
59   wire processor_en;          //processor starts when this is low

```

```

40  wire [7:0] SM_STATE;           //Current state of the state machine (goes to 2
   ↳ SSDs)
41  wire [17:0] ADR_p_Tx;         //bus sending the address, the transmitter use
   ↳ as reference
42
43 //Tx related wires
44
45  wire      tx_tick_wire;
46  wire      retrieve_enable;    //to activate the Tx through data retreiver
47  wire[17:0] retriver_EXSM_addr;
48  wire      retrieve_image;    //wire giving signal to start transmitting
   ↳ image to pc
49
50 //Rx related wires
51
52  wire      rx_tick_wire ;
53  wire [7:0] uart_to_writer_data;//wire connecting Rx byte and writer data_in
54  wire [7:0] writer_to_ram_data; //wire connecting D_ram_din and writer data_in
55  wire [17:0] writer_to_ram_addr; //wire carrying the address to be written , to
   ↳ D_ram
56
57 //Debounced button outputs
58
59  wire      manual_clk_debounced;
60  wire      clk_mode_debounced;
61  wire      reset_processor_debounced;
62  wire      idle_button_debounced;
63
64 //Dram related wires
65
66  wire      ram_write_enable;  //wire connecting EXSM and write enable of
   ↳ D_ram
67  wire [17:0] dram_address_bus; //wire connecting EXSM and address bus of D_ram
68  wire [7:0]  dram_EXSM_din;    //wire connecting EXSM and din of D_ram
69  wire [7:0]  dram_dout;       //wire connected to dout of D_ram
70
71 //Iram related wires
72
73  wire [7:0]  iram_p_dout;     //I_ram dout connects only to processor
74  wire [7:0]  iram_EXSM_din;    //wire connecting EXSM and din of D_ram
75  wire [7:0]  iram_address_bus; //wire connecting EXSM and address bus of I_ram
76  wire      iram_write_enable; //wire connecting EXSM and write enable of
   ↳ I_ram
77
78 //Memory router related wires
79
80  wire      writer_EXSM_wen;   //For writer to access wen of Dram/Iram
81  wire      p_EXSM_wen;        //For processor to access wen of Dram
82  wire [7:0] p_EXSM_din;      //For processor to access din of Dram
83  wire [17:0] p_EXSM_address; //For processor to access address of Dram
84  wire [7:0]  p_EXSM_ins_address;//For processor to access address of Iram

```

```

85  wire [17:0] mem_size;           //wire sending the size of memory locations to
→   be written by writer 255 or 262143
86
87
88 //clock related wires
89
90 wire      clk;                //this wire goes to everything
91 reg [1:0] CLOCK_MODE=2'd0;    //state of this decide the clock given when
→   processing 10MHz/1Hz/manual/25MHz
92
93 //mode of operations and ram selection
94
95 wire [1:0] STATE;            //state of this decide the mode of operation
→   IDLE/Rx/Process/Tx
96 wire      DATA_INS;          //state of this decide the Ram to be used when
→   writing Dram/Iram
97 wire[6:0] hex;              //erase (not used(a dummy wire))
98
99
100
101
102 //SSD to display current mode of operation/Ram using/clock mode
103
104 decoder mode_out(
105     .din({2'd0,STATE}),
106     .dout(hex7));
107
108 decoder d_or_i_disp(
109     .din({3'd0,DATA_INS}),
110     .dout(hex6));
111
112 decoder clk_mode_disp(
113     .din({2'd0,CLOCK_MODE}),
114     .dout(hex3));
115
116 //processor instantiation
117
118
119 processor Processor(
120     .clock(clk),
121     .D_address(p_EXSM_address),
122     .D_din(p_EXSM_din),
123     .D_dout(dram_dout),
124     .D_wen(p_EXSM_wen),
125     .p_enable(processor_en),
126     .I_dout(iram_p_dout),
127     .I_address(p_EXSM_ins_address),
128     .status(processor_status),//processor busy or not
129     .STATE(SM_STATE),        //current state of state machine
130     .ADR_to_Tx(ADR_p_Tx)); //reference address to Tx
131

```

```

132
133 //Module connecting Rx and Memory
134
135 Data_writer writer(
136     .Rx_tick(rx_tick_wire),
137     .Din(uart_to_writer_data),
138     .Dout(writer_to_ram_data),
139     .Addr(writer_to_ram_addr),
140     .fin(write_done),
141     .clk(clk),
142     .Wen(writer_EXSM_wen),
143     .memory_size(mem_size));
144
145 //Uart receiver
146
147 uart_rx reciever(
148     .clk(clk),
149     .i_Rx_Serial(rx_serial),
150     .o_Rx_DV(rx_tick_wire),
151     .o_Rx_Byte(uart_to_writer_data));
152
153 //Module to convert 8 bit number to 3 digit decimal number
154
155 bi2bcd bcd(
156     .din(dram_dout),
157     .dout2(hex2),
158     .dout1(hex1),
159     .dout0(hex0));
160
161 bi2bcd SM_st(
162     .din(SM_STATE),
163     .dout2(hex),
164     .dout1(hex5),
165     .dout0(hex4));
166
167
168 //18bit address Dram ** here it's instantiated to respond to neg edge on clk
169   -->
170   **
171
172 dram_512 data_ram(
173     .data(dram_EXSM_din),
174     .address(dram_address_bus),
175     .q(dram_dout),
176     .clock(~clk),           //made ram negative edge sensitive
177     .wren(ram_write_enable));
178
179 //8bit address Iram ** here it's instantiated to respond to neg edge on clk
180   -->
181   **
182
183 iram IRAM(
184     .address(iram_address_bus),

```

```

181     .clock(~clk),           //made ram negative edge sensitve
182     .data(iram_EXSM_din),
183     .wren(iram_write_enable),
184     .q(iram_p_dout));
185
186 //Module connecting Memory and uart Tx
187
188 Data_retriever retriever(
189     .start(retrieve_image), //start transmition
190     .Tx_tick_from_tx(tx_tick_wire),
191     .addr(retriver_EXSM_addr),
192     .fin(retrieve_done),   //to indicate transmission done
193     .wen_Tx(retrieve_enable),
194     .clk(clk),
195     .end_add(ADR_p_Tx)); //reference address to transmit
196
197 //Uart Tx
198
199 uart_tx transmitter(
200     .i_Clock(clk),
201     .i_Tx_DV(retrieve_enable),
202     .i_Tx_Byte(dram_dout),
203     .o_Tx_Serial(tx_serial),
204     .o_Tx_Done(tx_tick_wire),
205     .o_Tx_Active(tx_active));
206
207
208 //Memory router to map memory ports to required users in different modes of
209 //operations
210
211 memory_router EXSM(
212     .wen(ram_write_enable), .address(dram_address_bus), .din(dram_EXSM_din),
213     //Dram related ports
214     .i_wen(iram_write_enable), .i_add(iram_address_bus), .i_din(iram_EXSM_din),
215     //Iram related ports
216     .p_wen(p_EXSM_wen), .p_address(p_EXSM_address), .p_din(p_EXSM_din), .p_ins_address(p_EXSM),
217     //processor related ports
218     .memory_size_select(mem_size), .rx_wen(writer_EXSM_wen), .rx_address(writer_to_ram_addr),
219     //Rx related ports
220     .tx_address(retriver_EXSM_addr),
221     //Tx related ports
222     .user_address(user_addr_control),
223     //user access related ports
224     .mode(STATE), .d_or_i(DATA_INS) );
225     //mode of operation/ram select related ports
226
227 //Automatic_controller
228
229 Automatic_controller Auto(
230     .clk(clk),
231     .mode(STATE),

```

```

224     .ram_mode(DATA_INS),
225     .p_start(processor_en),
226     .tx_start(retrieve_image),
227     .receive_status(write_done),
228     .processor_status(processor_status),
229     .tx_status(retrieve_done),
230     .reset(reset_processor_debounced),
231     .idle_mode(idle_button_debounced));
232
233
234 //clock mux
235
236 clock_control clk_cntrl(
237     .in_clock(in_Clock),    //50MHz clock in
238     .sel(CLOCK_MODE),
239     .mode(STATE),
240     .manual(manual_clk_debounced), //debounced manual clock wire in
241     .out_clock(clk)          //10MHz, 1Hz, Manual, 25MHz
242 );
243
244
245 //Debouncing the push buttons (uses 50MHz clock)
246
247 debouncer idler(
248     .button_in(idle_button),
249     .button_out(idle_button_debounced),
250     .clk(in_Clock));
251
252 debouncer rst(
253     .button_in(reset_processor),
254     .button_out(reset_processor_debounced),
255     .clk(in_Clock));
256
257 debouncer clock_mode_button(
258     .button_in(clk_mode),
259     .button_out(clk_mode_debounced),
260     .clk(in_Clock));
261
262 debouncer manual_clock(
263     .button_in(manual_clk),
264     .button_out(manual_clk_debounced),
265     .clk(in_Clock));
266
267
268
269
270 assign iram_output=iram_p_dout;
271 assign test_wire[6:4]=ADR_p_Tx[11:9];
272 assign test_wire[3:0]=ADR_p_Tx[3:0];
273
274

```

```
275
276 //update clock mode per button pressed in correct mode(any but affects only in
→ processor mode))
277
278 always @ (negedge clk_mode_debounced)
279 begin
280     CLOCK_MODE <= CLOCK_MODE + 1;
281 end
282
283 endmodule
```

1.2 Controllers: MUX, DEMUX, Decoders, Routers

1.2.1 OPR: Operand Router

```
1 //File name : OPR.v
2 //This module operands to required modules.
3
4 `include "define.v"
5
6 module OPR(MIDR,select,ACI,AWM,INC,DEC,din_PC,RST);
7
8   input      [7:0] MIDR;
9   input      [2:0] select;
10  output reg [7:0] ACI=8'd0;
11  output reg [7:0] AWM=8'd0;
12  output reg [7:0] INC=8'd0;
13  output reg [7:0] DEC=8'd0;
14  output reg [7:0] din_PC=8'd0;
15  output reg [7:0] RST=8'd0;
16
17 always @(*)
18   begin
19     case(select)
20       `opr_none:
21         begin
22           ACI    <= 8'd0;
23           AWM    <= 8'd0;
24           INC    <= 8'd0;
25           DEC    <= 8'd0;
26           din_PC <= 8'd0;
27           RST    <= 8'd0;
28         end
29       `opr_awm:
30         begin
31           ACI    <= 8'd0;
32           AWM    <= MIDR;
33           INC    <= 8'd0;
34           DEC    <= 8'd0;
35           din_PC <= 8'd0;
36           RST    <= 8'd0;
37         end
38       `opr_aci_awm:
39         begin
40           ACI    <= {3'd0,MIDR[4:0]};
41           AWM    <= {5'd0,MIDR[7:5]};
42           INC    <= 8'd0;
43           DEC    <= 8'd0;
44           din_PC <= 8'd0;
45           RST    <= 8'd0;
46         end
47       `opr_inc:
48         begin
```

```

49          ACI      <= 8'd0;
50          AWM      <= 8'd0;
51          INC      <= MIDR;
52          DEC      <= 8'd0;
53          din_PC <= 8'd0;
54          RST      <= 8'd0;
55      end
56  `opr_dec:
57      begin
58          ACI      <= 8'd0;
59          AWM      <= 8'd0;
60          INC      <= 8'd0;
61          DEC      <= MIDR;
62          din_PC <= 8'd0;
63          RST      <= 8'd0;
64      end
65  `opr_pc:
66      begin
67          ACI      <= 8'd0;
68          AWM      <= 8'd0;
69          INC      <= 8'd0;
70          DEC      <= 8'd0;
71          din_PC <= MIDR;
72          RST      <= 8'd0;
73      end
74  `opr_RST:
75      begin
76          ACI      <= 8'd0;
77          AWM      <= 8'd0;
78          INC      <= 8'd0;
79          DEC      <= 8'd0;
80          din_PC <= 8'd0;
81          RST      <= MIDR;
82      end
83  default:
84      begin
85          ACI      <= 8'd0;
86          AWM      <= 8'd0;
87          INC      <= 8'd0;
88          DEC      <= 8'd0;
89          din_PC <= 8'd0;
90          RST      <= 8'd0;
91      end
92  endcase
93 end
94
95 endmodule

```

1.2.2 PRM: Parameter Router

```
1 //File name : PRM.v
2 //This module routes the parameter portion of the opcode to required modules.
3
4 `include "define.v"
5
6 module PRM(
7     PARAM,
8     select,
9     to_ADR,
10    to_JMP,
11    to_AWM);
12
13 input      [3:0] PARAM;
14 input      [1:0] select;
15 output reg [3:0] to_ADR=4'd0;
16 output reg [3:0] to_JMP=4'd0;
17 output reg [2:0] to_AWM=2'd0;
18
19 always @(*)
20 begin
21     case(select)
22         `prm_none:
23             begin
24                 to_ADR    <= 4'd0;
25                 to_JMP    <= 4'd0;
26                 to_AWM    <= 3'd0;
27             end
28         `prm_addr:
29             begin
30                 to_ADR    <= PARAM;
31                 to_JMP    <= 4'd0;
32                 to_AWM    <= 3'd0;
33             end
34         `prm_jmp:
35             begin
36                 to_ADR    <= 4'd0;
37                 to_JMP    <= PARAM;
38                 to_AWM    <= 3'd0;
39             end
40         `prm_add_sub:
41             begin
42                 to_ADR    <= 4'd0;
43                 to_JMP    <= 4'd0;
44                 to_AWM    <= PARAM[2:0];
45             end
46         default:
47             begin
48                 to_ADR    <= 4'd0;
49                 to_JMP    <= 4'd0;
50                 to_AWM    <= 3'd0;
```

```
51         end
52     endcase
53 end
54
55 endmodule
```

1.2.3 ACI Decoder

```
1 //File name : ACI_decoder.v
2 //This module controls the Cin of MDDR,K0,K1,G,AC registers.
3
4 //A bus to registers write => control instructions
5 module ACI_decoder(A_sel,MDDR,K0,K1,G,AC);
6
7 input [4:0] A_sel;
8
9 output MDDR,K0,K1,G,AC;
10
11 assign AC = A_sel[0];
12 assign MDDR = A_sel[1];
13 assign K0 = A_sel[2];
14 assign K1 = A_sel[3];
15 assign G = A_sel[4];
16
17
18 endmodule
```

1.2.4 AWM Mux

```
1 //File name : AWM_mux.v
2 //This module multiplexes the output of registers
3 //AC,MDDR,K0,K1,G0,G1,G2,MIDR onto the A bus.
4
5
6 // megafunction wizard: %LPM_MUX%
7 // GENERATION: STANDARD
8 // VERSION: WM1.0
9 // MODULE: LPM_MUX
10
11 // =====
12 // File Name: AWM_mux.v
13 // Megafunction Name(s):
14 //      LPM_MUX
15 //
16 // Simulation Library Files(s):
17 //      lpm
18 // =====
19 // ****
20 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
21 //
22 // 15.0.0 Build 145 04/22/2015 SJ Full Version
23 // ****
24
25
26 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
27 //Your use of Altera Corporation's design tools, logic functions
28 //and other software and tools, and its AMPP partner logic
29 //functions, and any output files from any of the foregoing
30 // (including device programming or simulation files), and any
31 // associated documentation or information are expressly subject
32 // to the terms and conditions of the Altera Program License
33 // Subscription Agreement, the Altera Quartus II License Agreement,
34 // the Altera MegaCore Function License Agreement, or other
35 // applicable license agreement, including, without limitation,
36 // that your use is for the sole purpose of programming logic
37 // devices manufactured by Altera and sold by Altera or its
38 // authorized distributors. Please refer to the applicable
39 // agreement for further details.
40
41
42 // synopsys translate_off
43 `timescale 1 ps / 1 ps
44 // synopsys translate_on
45 module AWM_mux (
46     data0x,          //AC
47     data1x,          //MDDR
48     data2x,          //K0
49     data3x,          //K1
50     data4x,          //G0
```

```

51      data5x,          //G1
52      data6x,          //G2
53      data7x,          //MIDR
54      sel,
55      result);        //A_Bus
56
57      input [7:0] data0x;
58      input [7:0] data1x;
59      input [7:0] data2x;
60      input [7:0] data3x;
61      input [7:0] data4x;
62      input [7:0] data5x;
63      input [7:0] data6x;
64      input [7:0] data7x;
65      input [2:0] sel;
66      output [7:0] result;
67
68      wire [7:0] sub_wire9;
69      wire [7:0] sub_wire8 = data7x[7:0];
70      wire [7:0] sub_wire7 = data6x[7:0];
71      wire [7:0] sub_wire6 = data5x[7:0];
72      wire [7:0] sub_wire5 = data4x[7:0];
73      wire [7:0] sub_wire4 = data3x[7:0];
74      wire [7:0] sub_wire3 = data2x[7:0];
75      wire [7:0] sub_wire2 = data1x[7:0];
76      wire [7:0] sub_wire0 = data0x[7:0];
77      wire [63:0] sub_wire1 = {sub_wire8, sub_wire7, sub_wire6, sub_wire5,
    ↳ sub_wire4, sub_wire3, sub_wire2, sub_wire0};
78      wire [7:0] result = sub_wire9[7:0];
79
80      lpm_mux LPM_MUX_component (
81          .data (sub_wire1),
82          .sel (sel),
83          .result (sub_wire9)
84          // synopsys translate_off
85          ,
86          .aclr (),
87          .clken (),
88          .clock ()
89          // synopsys translate_on
90          );
91
92      defparam
93          LPM_MUX_component.lpm_size = 8,
94          LPM_MUX_component.lpm_type = "LPM_MUX",
95          LPM_MUX_component.lpm_width = 8,
96          LPM_MUX_component.lpm_widths = 3;
97
98      endmodule
99
100 // -----

```

```

101 // CNX file retrieval info
102 // =====
103 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
104 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
105 // Retrieval info: PRIVATE: new_diagram STRING "1"
106 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
107 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "8"
108 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
109 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
110 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "3"
111 // Retrieval info: USED_PORT: data0x 0 0 8 0 INPUT NODEFVAL "data0x[7..0]"
112 // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
113 // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
114 // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
115 // Retrieval info: USED_PORT: data4x 0 0 8 0 INPUT NODEFVAL "data4x[7..0]"
116 // Retrieval info: USED_PORT: data5x 0 0 8 0 INPUT NODEFVAL "data5x[7..0]"
117 // Retrieval info: USED_PORT: data6x 0 0 8 0 INPUT NODEFVAL "data6x[7..0]"
118 // Retrieval info: USED_PORT: data7x 0 0 8 0 INPUT NODEFVAL "data7x[7..0]"
119 // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
120 // Retrieval info: USED_PORT: sel 0 0 3 0 INPUT NODEFVAL "sel[2..0]"
121 // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
122 // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
123 // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
124 // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
125 // Retrieval info: CONNECT: @data 0 0 8 32 data4x 0 0 8 0
126 // Retrieval info: CONNECT: @data 0 0 8 40 data5x 0 0 8 0
127 // Retrieval info: CONNECT: @data 0 0 8 48 data6x 0 0 8 0
128 // Retrieval info: CONNECT: @data 0 0 8 56 data7x 0 0 8 0
129 // Retrieval info: CONNECT: @sel 0 0 3 0 sel 0 0 3 0
130 // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
131 // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.v TRUE
132 // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.inc FALSE
133 // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.cmp FALSE
134 // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux.bsf FALSE
135 // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux_inst.v FALSE
136 // Retrieval info: GEN_FILE: TYPE_NORMAL AWM_mux_bb.v TRUE
137 // Retrieval info: LIB_FILE: lpm

```

1.2.5 INC, DEC, RST Decoders

```
1 //File name : INC_DEC_RST.v
2 //This module used to give control signals to the INCrement,DECrement and
3   ↳ ReSeT pins
4 //of registers MDAR,ART,ARG,AWT,AWG,AC,K0,K1 in 3 different module
5   ↳ instantiations respectively.
6
7
8 input [7:0] I_sel;
9 output ADR,ART,ARG,AWT,AWG,AC,K0,K1;
10
11 assign ADR = I_sel[0];
12 assign ART = I_sel[1];
13 assign ARG = I_sel[2];
14 assign AWT = I_sel[3];
15 assign AWG = I_sel[4];
16 assign AC = I_sel[5];
17 assign K0 = I_sel[6];
18 assign K1 = I_sel[7];
19
20 endmodule
```

1.3 Registers

1.3.1 Shift Register Bank

```
1 //File name : reg_G.v
2 //This module is the collection of 3 registers to form a shift register.
3
4 module reg_G (din, G0_out, G1_out,
5                 G2_out, clk, shift);
6
7 input clk, shift;
8 input [7:0] din;
9 output reg [7:0] G0_out = 8'd0, G1_out = 8'd0, G2_out = 8'd0;
10
11
12 always @ (posedge clk)
13 begin
14     if (shift == 1'b1)
15         begin
16             G2_out <= G1_out;
17             G1_out <= G0_out;
18             G0_out <= din;
19         end
20     end
21
22 endmodule // reg_G
```

1.3.2 Loop Registers

```
1 //File name : reg_K.v
2 //This module is used to instantiate K0,K1 the loop registers.
3 //can be used as general purpose registers as well.
4
5 module reg_K (din, dout, clk, write,rst,inc,dec,k_Z);
6
7 input clk, write, rst, inc, dec;
8 input [7:0] din;
9 output reg [7:0] dout = 8'd0;
10 output reg k_Z=1;
11
12 reg [7:0] k_ref = 8'd0;
13 reg tog=0;
14
15 always @ (dout,k_ref)
16 begin
17     if(k_ref == dout) k_Z <=1;
18     else             k_Z <=0;
19 end
20
21 always @ ( posedge clk )
22 begin
23     if (rst ==1 )
24         begin
25             tog <= 0;
26             dout <= 8'd0;
27             k_ref <= 8'd0;
28         end
29     else if (write == 1)
30         begin
31             dout <= din;
32             if ( tog == 0)
33                 begin
34                     k_ref <= din;
35                     tog <= 1;
36                 end
37             end
38         else if (inc == 1) dout <= dout + 1;
39         else if (dec == 1) dout <= dout - 1;
40     end
41
42 endmodule // reg_K
```

1.3.3 AR Registers

```
1 //File name : reg_ARG_ART.v
2 //This module used to instantiate AR registers which manipulate the address
3 //used to
4 //read from DRAM.
5
6
7 input clk, inc, dec, reset, Z_OUT, d_out, cin,
8   cin_ref,d_from_ADR;
9
10
11 output reg Z_OUT = 1;
12 output reg [8:0] d_out = 9'd0;
13
14
15 always @ (posedge clk)
16 begin
17   if(inc)      d_out <= d_out+1;
18   else if(dec) d_out <= d_out-1;
19   else if(reset) d_out <= 9'd0;
20   else if (cin) d_out <= d_from_ADR;
21   else if (cin_ref) ref <= d_from_ADR;
22 end
23
24 always @ (d_out)
25 begin
26   if(d_out == ref) Z_OUT <= 1;
27   else             Z_OUT <= 0;
28 end
29
30 endmodule
```

1.3.4 AW Registers

```
1 //File name : reg_AWG_AWT.v
2 //This module is used to instantiate AW registers which are used to manipulate
3 //address used to write to MDDR.
4
5 module reg_AWG_AWT (clk, inc, dec, reset, d_out,d_from_ADR,cin);
6
7 input clk, inc, dec, reset,cin;
8 input [8:0] d_from_ADR;
9 output reg [8:0] d_out = 9'd0;
10
11 always @ (posedge clk)
12 begin
13
14     if(inc)      d_out <= d_out+1;
15     else if(dec) d_out <= d_out-1;
16     else if(reset) d_out <= 9'd0;
17     else if (cin)   d_out <= d_from_ADR;
18
19 end
20
21 endmodule
```

1.3.5 Data Registers

```
1 //File name : reg_DATA.v
2 //This module is used to instantiate MDDR and MIDR registers.
3
4 module reg_DATA (clk, d_in1, d_in2, c_in1, c_in2, d_out);
5
6 input wire[7:0] d_in1, d_in2;
7 output reg[7:0] d_out=8'd0;
8
9 input c_in1, c_in2, clk;
10
11 always @ (posedge clk)
12 begin
13     if      (c_in1) d_out <= d_in1;
14     else if (c_in2) d_out <= d_in2;
15     else          d_out <= d_out;
16 end
17
18 endmodule
```

1.3.6 Program Counter

```
1 //File name : reg_PC.v
2 //This module is the PC register.
3
4 module reg_PC (clk, cin, inc,d_in, d_out);
5
6 input clk, cin, inc;
7 input wire[7:0] d_in;
8 output reg[7:0] d_out = 8'd0;
9
10
11 always @ ( posedge clk )
12 begin
13   if(cin)      d_out <= d_in;
14   else if(inc) d_out <= d_out + 1;
15   else         d_out <= d_out;
16 end
17
18
19 endmodule
```

1.4 Special Modules

1.4.1 ADR Maker

```
1 //File name : ADR_maker.v
2 //This module is responsible for handling MDAR register and matrix
3   ↳ manipulation.
4
5 `include "define.v"
6 module ADR_maker (AWREF,in_Clock, A, ART, ARG, AWT, AWG, inc,
7   dec, TOG_inc, SEL, reset, d_out,TOG,d_to_ART,
8   ↳ d_to_ARG,d_to_AWT,d_to_AWG,
9   cin_ART, cin_ARG, cin_AWT, cin_AWG, cin_ART_ref, cin_ARG_ref);
10
11 input          in_Clock, inc, dec,TOG_inc, reset;
12 input wire[3:0] SEL;
13 input wire[7:0] A;
14 input wire[8:0] ART, ARG,AWT,AWG;
15
16 output reg TOG=0;
17 output reg[17:0] d_out=18'd0; //MDAR
18 output reg[17:0] AWREF=18'd0;
19 output reg[8:0] d_to_ART=9'd0, d_to_ARG=9'd0,d_to_AWT=9'd0,d_to_AWG=9'd0;
20 output reg cin_ART=0, cin_ARG=0,cin_AWT=0,cin_AWG=0,cin_ART_ref=0,
21   ↳ cin_ARG_ref=0;
22
23 reg [17:0] TEMP_MDAR=18'd0;
24 wire clk;
25 assign clk=in_Clock;
26
27 always @ (posedge clk)           //Control signals given in posedge, we check
28   ↳ them in negedge
29 begin
30   if(TOG == 0) AWREF <= {AWG, AWT};
31   else         AWREF <= {AWT, AWG};
32
33   if(TOG_inc) TOG <= ~TOG;      //Toggle
34
35   if(inc)        d_out <= d_out+1;
36   else if(dec)   d_out <= d_out-1;
37   else if(reset) d_out <= 18'd0;
38   else
39     begin
40       case (SEL)
41         `adr_matrix_r:           //MDAR is formed by read registers
42           begin
43             if(TOG == 0) d_out <= {ARG, ART};
44             else       d_out <= {ART, ARG};
45             cin_ART    <= 0;
46             cin_ARG    <= 0;
47             cin_ARG_ref <= 0;
```

```

45      cin_ART_ref <= 0;
46      cin_AWG      <= 0;
47      cin_AWT      <= 0;
48  end
49
50 `adr_matrix_w:           //MDAR is formed by write registers
51 begin
52   if(TOG == 0)  d_out <= {AWG, AWT};
53   else          d_out <= {AWT, AWG};
54   cin_ART      <= 0;
55   cin_ARG      <= 0;
56   cin_ARG_ref  <= 0;
57   cin_ART_ref  <= 0;
58   cin_AWG      <= 0;
59   cin_AWT      <= 0;
60 end
61
62 `adr_last8:            //MDAR, last 8 is filled by A
63 begin
64   TEMP_MDAR[7:0]    <= A;
65   cin_ART      <= 0;
66   cin_ARG      <= 0;
67   cin_ARG_ref  <= 0;
68   cin_ART_ref  <= 0;
69   cin_AWG      <= 0;
70   cin_AWT      <= 0;
71 end
72 `adr_mid8:             //MDAR, mid 8 is filled by A
73 begin
74   TEMP_MDAR[15:8]   <= A;
75   cin_ART      <= 0;
76   cin_ARG      <= 0;
77   cin_ARG_ref  <= 0;
78   cin_ART_ref  <= 0;
79   cin_AWG      <= 0;
80   cin_AWT      <= 0;
81 end
82 `adr_first2:            //MDAR, first 8 is filled by A
83 begin
84   TEMP_MDAR[17:16]  <= A[1:0];
85   cin_ART      <= 0;
86   cin_ARG      <= 0;
87   cin_ARG_ref  <= 0;
88   cin_ART_ref  <= 0;
89   cin_AWG      <= 0;
90   cin_AWT      <= 0;
91 end
92 `adr_to_mdar:
93 begin
94   d_out     <= TEMP_MDAR;
95   cin_ART      <= 0;

```

```

96      cin_ARG      <= 0;
97      cin_ARG_ref <= 0;
98      cin_ART_ref <= 0;
99      cin_AWG      <= 0;
100     cin_AWT      <= 0;
101   end
102 `adr_to_ar:
103   begin
104     cin_ART      <= 1;
105     cin_ARG      <= 1;
106     cin_ARG_ref <= 0;
107     cin_ART_ref <= 0;
108     cin_AWG      <= 0;
109     cin_AWT      <= 0;
110   if(TOG == 0)
111     begin
112       d_to_ARG <= TEMP_MDAR[17:9];
113       d_to_ART <= TEMP_MDAR[8:0];
114     end
115   else
116     begin
117       d_to_ART <= TEMP_MDAR[17:9];
118       d_to_ARG <= TEMP_MDAR[8:0];
119     end
120   end
121 `adr_to_aw:
122   begin
123     cin_ART      <= 0;
124     cin_ARG      <= 0;
125     cin_ARG_ref <= 0;
126     cin_ART_ref <= 0;
127     cin_AWG      <= 1;
128     cin_AWT      <= 1;
129   if(TOG == 0)
130     begin
131       d_to_AWG <= TEMP_MDAR[17:9];
132       d_to_AWT <= TEMP_MDAR[8:0];
133     end
134   else
135     begin
136       d_to_AWT <= TEMP_MDAR[17:9];
137       d_to_AWG <= TEMP_MDAR[8:0];
138     end
139   end
140 `adr_to_ar_ref:
141   begin
142     cin_ART      <= 0;
143     cin_ARG      <= 0;
144     cin_ARG_ref <= 1;
145     cin_ART_ref <= 1;
146     cin_AWG      <= 0;

```

```

147      cin_AWT      <= 0;
148      if(TOG == 0)
149          begin
150              d_to_ARG <= TEMP_MDAR[17:9];
151              d_to_ART <= TEMP_MDAR[8:0];
152          end
153      else
154          begin
155              d_to_ART <= TEMP_MDAR[17:9];
156              d_to_ARG <= TEMP_MDAR[8:0];
157          end
158      end
159 `adr_none:
160     begin
161         cin_ART      <= 0;
162         cin_ARG      <= 0;
163         cin_ARG_ref  <= 0;
164         cin_ART_ref  <= 0;
165         cin_AWG      <= 0;
166         cin_AWT      <= 0;
167     end
168 default:
169     begin
170         cin_ART      <= 0;
171         cin_ARG      <= 0;
172         cin_ARG_ref  <= 0;
173         cin_ART_ref  <= 0;
174         cin_AWG      <= 0;
175         cin_AWT      <= 0;
176     end
177 endcase
178 end
179 end
180
181
182 endmodule

```

1.4.2 Jump Decider

```
1 //File name : JMP_mux.v
2 //This module is used to manipulate jump operations.
3
4 `include "define.v"
5 //Jump selector. Outputs J (1 bit) connected to the input of the INS module.
6 module JMP_mux(JMP_sel,AC_Z,ZT,ZRG,ZRT,ZK0,ZK1,J);
7
8 input [3:0] JMP_sel;
9 input      AC_Z,ZT,ZRG,ZRT,ZK0,ZK1;
10
11 output reg J;
12
13 always @ (*)
14 begin
15   case (JMP_sel)
16     `jmp_none:    J<= 1'd0;
17     `jmp_jump:    J<= 1'd1;
18     `jmp_jmpz:    J<= AC_Z;
19     `jmp_jpnz:    J<= ~AC_Z;
20     `jmp_jzt :    J<= ZT;
21     `jmp_jnrg:    J<= ~ZRG;
22     `jmp_jnrt:    J<= ~ZRT;
23     `jmp_jnk0:    J<= ~ZK0;
24     `jmp_jnk1:    J<= ~ZK1;
25     default:      J<= 1'd0;
26   endcase
27 end
28 endmodule
```

1.4.3 ALU

```
1 //File name : ALU.v
2 //This module is the Arithmetic and Logic Unit of the processor.
3 //it also contains the AC register.
4
5 `include "define.v"
6
7 module ALU(select,A_bus,Z_out,AC,inc_AC,cin_AC,dec_AC,clk,rst);
8
9 input      clk,inc_AC,dec_AC,cin_AC,rst;
10 input [2:0] select;
11 input [7:0] A_bus;
12
13 output reg [11:0] AC=12'd0;
14 output reg         Z_out=1;
15
16 always @ (AC)
17 begin
18     if(AC==12'b0) Z_out<=1; else Z_out<=0;
19 end
20
21 always @ (posedge clk)
22 begin
23     if (cin_AC) AC <= {4'd0,A_bus};
24     else
25         begin
26             case(select)
27                 `alu_none:
28                     begin
29                         if (inc_AC==1)     AC <= AC+1;
30                         else if(dec_AC==1) AC <= AC-1;
31                         else if(rst==1)   AC <= 12'd0;
32                     end
33                 `alu_add :  AC <= AC+{4'd0,A_bus};
34                 `alu_sub :
35                     begin
36                         if(AC>{4'd0,A_bus}) AC <= AC-{4'd0,A_bus};
37                         else                  AC <= {4'd0,A_bus}-AC;
38                     end
39                 `alu_div :  AC <= (AC+{5'd0,A_bus[7:1]})/{4'd0,A_bus};
40                 `alu_mul :  AC <= AC * A_bus;
41                 default   :  AC <= AC;
42             endcase
43         end
44 end
45
46 endmodule
```

1.5 Data Memory

1.5.1 DATA MEMORY

```
1 //File name : dram.v
2 //This module is the IP module of the DRAM of size 65536.
3
4 // megafunction wizard: %RAM: 1-PORT%
5 // GENERATION: STANDARD
6 // VERSION: WM1.0
7 // MODULE: altsyncram
8
9 // =====
10 // File Name: dram.v
11 // Megafunction Name(s):
12 //      altsyncram
13 //
14 // Simulation Library Files(s):
15 //      altera_mf
16 // =====
17 // ****
18 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
19 //
20 // 15.0.0 Build 145 04/22/2015 SJ Full Version
21 // ****
22
23
24 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
25 //Your use of Altera Corporation's design tools, logic functions
26 //and other software and tools, and its AMPP partner logic
27 //functions, and any output files from any of the foregoing
28 //((including device programming or simulation files), and any
29 //associated documentation or information are expressly subject
30 //to the terms and conditions of the Altera Program License
31 //Subscription Agreement, the Altera Quartus II License Agreement,
32 //the Altera MegaCore Function License Agreement, or other
33 //applicable license agreement, including, without limitation,
34 //that your use is for the sole purpose of programming logic
35 //devices manufactured by Altera and sold by Altera or its
36 //authorized distributors. Please refer to the applicable
37 //agreement for further details.
38
39
40 // synopsys translate_off
41 `timescale 1 ps / 1 ps
42 // synopsys translate_on
43 module dram (
44     address,
45     clock,
46     data,
47     wren,
48     q);
```

```

49
50     input  [15:0]  address;
51     input    clock;
52     input  [7:0]  data;
53     input    wren;
54     output  [7:0]  q;
55 `ifndef ALTERA_RESERVED_QIS
56 // synopsys translate_off
57 `endif
58     tri1    clock;
59 `ifndef ALTERA_RESERVED_QIS
60 // synopsys translate_on
61 `endif
62
63     wire  [7:0]  sub_wire0;
64     wire  [7:0]  q = sub_wire0[7:0];
65
66     altsyncram  altsyncram_component (
67         .address_a (address),
68         .clock0 (clock),
69         .data_a (data),
70         .wren_a (wren),
71         .q_a (sub_wire0),
72         .aclr0 (1'b0),
73         .aclr1 (1'b0),
74         .address_b (1'b1),
75         .addressesstall_a (1'b0),
76         .addressesstall_b (1'b0),
77         .byteena_a (1'b1),
78         .byteena_b (1'b1),
79         .clock1 (1'b1),
80         .clocken0 (1'b1),
81         .clocken1 (1'b1),
82         .clocken2 (1'b1),
83         .clocken3 (1'b1),
84         .data_b (1'b1),
85         .eccstatus (),
86         .q_b (),
87         .rdet_a (1'b1),
88         .rdet_b (1'b1),
89         .wren_b (1'b0));
90
91     defparam
92         altsyncram_component.clock_enable_input_a = "BYPASS",
93         altsyncram_component.clock_enable_output_a = "BYPASS",
94         altsyncram_component.intended_device_family = "Cyclone IV E",
95         altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
96         altsyncram_component.lpm_type = "altsyncram",
97         altsyncram_component.numwords_a = 65536,
98         altsyncram_component.operation_mode = "SINGLE_PORT",
99         altsyncram_component.outdata_aclr_a = "NONE",
          altsyncram_component.outdata_reg_a = "CLOCK0",

```

```

100     altsyncram_component.power_up_uninitialized = "FALSE",
101     altsyncram_component.read_during_write_mode_port_a =
102         ↳ "NEW_DATA_NO_NBE_READ",
103     altsyncram_component.widthad_a = 16,
104     altsyncram_component.width_a = 8,
105     altsyncram_component.width_bytlena_a = 1;
106
107 endmodule
108
109 // =====
110 // CNX file retrieval info
111 // =====
112 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
113 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
114 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
115 // Retrieval info: PRIVATE: AclrData NUMERIC "0"
116 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
117 // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
118 // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
119 // Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
120 // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
121 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
122 // Retrieval info: PRIVATE: Clken NUMERIC "0"
123 // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
124 // Retrieval info: PRIVATE: IMPLEMENT_IN_LFS NUMERIC "0"
125 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
126 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
127 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
128 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
129 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
130 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
131 // Retrieval info: PRIVATE: MIFfilename STRING ""
132 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
133 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
134 // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
135 // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
136 // Retrieval info: PRIVATE: RegData NUMERIC "1"
137 // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
138 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
139 // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
140 // Retrieval info: PRIVATE: UsedQRAM NUMERIC "1"
141 // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
142 // Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
143 // Retrieval info: PRIVATE: WidthData NUMERIC "8"
144 // Retrieval info: PRIVATE: rden NUMERIC "0"
145 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
146 // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
147 // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
148 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
149 // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"

```

```

150 // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
151 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
152 // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
153 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
154 // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
155 // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
156 // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING
   ↳ "NEW_DATA_NO_NBE_READ"
157 // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
158 // Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
159 // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
160 // Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
161 // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
162 // Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
163 // Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
164 // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
165 // Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
166 // Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
167 // Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
168 // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
169 // Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
170 // Retrieval info: GEN_FILE: TYPE_NORMAL dram.v TRUE
171 // Retrieval info: GEN_FILE: TYPE_NORMAL dram.inc FALSE
172 // Retrieval info: GEN_FILE: TYPE_NORMAL dram.cmp FALSE
173 // Retrieval info: GEN_FILE: TYPE_NORMAL dram.bsf FALSE
174 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_inst.v FALSE
175 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_bb.v TRUE
176 // Retrieval info: LIB_FILE: altera_mf

```

1.5.2 DATA MEMORY 512

```
1 //File name : dram_512.v
2 //This module is the DRAM used in the project of size 512x512,
3 //built using 4 RAMs of size 256x256.
4
5 module dram_512(address,clock,data,wren,q);
6
7 input [17:0] address;
8 input clock;
9 input [7:0] data;
10 input wren;
11 output[7:0] q;
12
13 wire [1:0] selector;
14 wire [7:0] q1,q2,q3,q4;
15 wire wren1,wren2,wren3,wren4;
16
17 parameter DM1=2'b00;
18 parameter DM2=2'b01;
19 parameter DM3=2'b10;
20 parameter DM4=2'b11;
21
22 assign selector[1:0]=address[17:16];
23
24
25 dram
26   → d1(.address(address[15:0]),.clock(clock),.data(data),.wren(wren1),.q(q1));
26 dram
27   → d2(.address(address[15:0]),.clock(clock),.data(data),.wren(wren2),.q(q2));
27 dram
28   → d3(.address(address[15:0]),.clock(clock),.data(data),.wren(wren3),.q(q3));
28 dram
29   → d4(.address(address[15:0]),.clock(clock),.data(data),.wren(wren4),.q(q4));
29 dram_out_mux
30   → dram_out_mux(.data0x(q1),.data1x(q2),.data2x(q3),.data3x(q4),.sel(selector),.result(q))
30 dram_wen_sel_decoder dwsd(
31   .data(selector),
32   .enable(wren),
33   .eq0(wren1),
34   .eq1(wren2),
35   .eq2(wren3),
36   .eq3(wren4));
37
38 endmodule
```

1.5.3 Memory Router

```
1 //File name : memory_router.v
2 //This module is the core that share the resources (Wen,address
3   ↳ bus,d_in,d_out)
4 //of IRAM and DRAM to corresponding sources in different modes of operations.
5
6 module memory_router(wen,address,din,
7                       i_wen,i_add,i_din,
8                       p_wen,p_address,p_din,p_ins_address,
9                       memory_size_select,rx_wen,rx_address,rx_din,
10                      tx_address,
11                      user_address,
12                      mode,d_or_i);
13
14
15 output      i_wen;
16 output [7:0] i_add;
17 output [7:0] i_din;
18
19
20 //dram access ports
21
22
23 output      wen;
24 output [7:0] din;
25 output [17:0] address;
26
27 //Tx ports
28
29 input  [17:0] tx_address;
30
31 //Rx ports
32
33 input      rx_wen;
34 input  [17:0] rx_address;
35 input  [7:0]  rx_din;
36 output reg [17:0] memory_size_select=18'd262143;
37
38 //processor ports
39
40 input      p_wen;
41 input  [17:0] p_address;
42 input  [7:0]  p_din;
43 input  [7:0]  p_ins_address;
44
45
46 //user ports
47
48 input  [17:0] user_address;
```

```

50 //mode selector for 4 modes
51
52 input [1:0] mode;
53
54 //instruction mode or data mode
55
56 input d_or_i;
57
58
59
60 //splitter wiring
61
62 wire d_out_wen;
63 wire [7:0] d_out_din;
64 wire [17:0] d_out_d_address;
65 wire [17:0] i_out_i_address;
66 wire [17:0] i_out_i_user_address;
67 wire [17:0] d_out_d_user_address;
68
69 D_Wen_mux D_Wen_mux (
70     .data0(0),
71     .data1(d_out_wen),
72     .data2(p_wen),
73     .data3(0),
74     .sel(mode),
75     .result(wen));
76
77 D_Address_mux D_Address_mux (
78     .data0x(d_out_d_user_address),
79     .data1x(d_out_d_address),
80     .data2x(p_address),
81     .data3x(tx_address),
82     .sel(mode),
83     .result(address));
84
85 I_Address_mux I_Address_mux (
86     .data0x(i_out_i_user_address[7:0]),
87     .data1x(i_out_i_address),
88     .data2x(p_ins_address),
89     .data3x(8'd0),
90     .sel(mode),
91     .result(i_add));
92
93
94 din_mux din_mux (
95     .data0x(8'd0),
96     .data1x(d_out_din),
97     .data2x(p_din),
98     .data3x(8'd0),
99     .sel(mode),
100    .result(din));

```

```

101
102
103  splitter #(.bit_width(1)) wen_split (
104      .in(rx_wen),
105      .d_out(d_out_wen),
106      .i_out(i_wen),
107      .enable((~mode[1])&(mode[0])), //in Rx operation mode
108      .selector(d_or_i));
109
110  splitter #(.bit_width(8)) din_split (
111      .in(rx_din),
112      .d_out(d_out_din),
113      .i_out(i_din),
114      .enable((~mode[1])&(mode[0])), //in Rx operation mode
115      .selector(d_or_i));
116
117  splitter #(.bit_width(18)) address_split (
118      .in(rx_address),
119      .d_out(d_out_d_address),
120      .i_out(i_out_i_address),
121      .enable((~mode[1])&(mode[0])), //in Rx operation mode
122      .selector(d_or_i));
123
124  splitter #(.bit_width(18)) user_address_split (
125      .in(user_address),
126      .d_out(d_out_d_user_address),
127      .i_out(i_out_i_user_address),
128      .enable((~mode[1])&(~mode[0])), //in IDLE operation mode
129      .selector(d_or_i));
130
131
132  always @(d_or_i)
133    begin
134      case(d_or_i)
135        0:memory_size_select<=18'd262143;
136        1:memory_size_select<=18'd255;
137        default:memory_size_select<=18'd262143;
138      endcase
139    end
140
141  endmodule

```

1.5.4 Data Memory Address Mux

```
1 //File name : D_Address_mux.v
2 //This module used to share the address bus with the different sources
3 //that use it in different modes of operations.Used inside the memory_router.v
4 //→ module.
5
6 // megafunction wizard: %LPM_MUX%
7 // GENERATION: STANDARD
8 // VERSION: WM1.0
9 // MODULE: LPM_MUX
10 //
11 // =====
12 // File Name: D_Address_mux.v
13 // Megafunction Name(s):
14 //      LPM_MUX
15 //
16 // Simulation Library Files(s):
17 //      lpm
18 // =====
19 // ****
20 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
21 //
22 // ****
23 //
24 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
25 //Your use of Altera Corporation's design tools, logic functions
26 //and other software and tools, and its AMPP partner logic
27 //functions, and any output files from any of the foregoing
28 //((including device programming or simulation files), and any
29 //associated documentation or information are expressly subject
30 //to the terms and conditions of the Altera Program License
31 //Subscription Agreement, the Altera Quartus II License Agreement,
32 //the Altera MegaCore Function License Agreement, or other
33 //applicable license agreement, including, without limitation,
34 //that your use is for the sole purpose of programming logic
35 //devices manufactured by Altera and sold by Altera or its
36 //authorized distributors. Please refer to the applicable
37 //agreement for further details.
38
39
40
41 // synopsys translate_off
42 `timescale 1 ps / 1 ps
43 // synopsys translate_on
44 module D_Address_mux (
45     data0x,
46     data1x,
47     data2x,
48     data3x,
49     sel,
```

```

50     result);
51
52     input [17:0] data0x;
53     input [17:0] data1x;
54     input [17:0] data2x;
55     input [17:0] data3x;
56     input [1:0] sel;
57     output [17:0] result;
58
59     wire [17:0] sub_wire5;
60     wire [17:0] sub_wire4 = data3x[17:0];
61     wire [17:0] sub_wire3 = data2x[17:0];
62     wire [17:0] sub_wire2 = data1x[17:0];
63     wire [17:0] sub_wire0 = data0x[17:0];
64     wire [71:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
65     wire [17:0] result = sub_wire5[17:0];
66
67     lpm_mux LPM_MUX_component (
68         .data (sub_wire1),
69         .sel (sel),
70         .result (sub_wire5)
71         // synopsys translate_off
72         ,
73         .aclr (),
74         .clken (),
75         .clock ()
76         // synopsys translate_on
77     );
78
79     defparam
80         LPM_MUX_component.lpm_size = 4,
81         LPM_MUX_component.lpm_type = "LPM_MUX",
82         LPM_MUX_component.lpm_width = 18,
83         LPM_MUX_component.lpm_widths = 2;
84
85 endmodule
86
87 // =====
88 // CNX file retrieval info
89 // =====
90 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
91 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
92 // Retrieval info: PRIVATE: new_diagram STRING "1"
93 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
94 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
95 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
96 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "18"
97 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
98 // Retrieval info: USED_PORT: data0x 0 0 18 0 INPUT NODEFVAL "data0x[17..0]"
99 // Retrieval info: USED_PORT: data1x 0 0 18 0 INPUT NODEFVAL "data1x[17..0]"
100 // Retrieval info: USED_PORT: data2x 0 0 18 0 INPUT NODEFVAL "data2x[17..0]"

```

```
101 // Retrieval info: USED_PORT: data3x 0 0 18 0 INPUT NODEFVAL "data3x[17..0]"
102 // Retrieval info: USED_PORT: result 0 0 18 0 OUTPUT NODEFVAL "result[17..0]"
103 // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
104 // Retrieval info: CONNECT: @data 0 0 18 0 data0x 0 0 18 0
105 // Retrieval info: CONNECT: @data 0 0 18 18 data1x 0 0 18 0
106 // Retrieval info: CONNECT: @data 0 0 18 36 data2x 0 0 18 0
107 // Retrieval info: CONNECT: @data 0 0 18 54 data3x 0 0 18 0
108 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
109 // Retrieval info: CONNECT: result 0 0 18 0 @result 0 0 18 0
110 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.v TRUE
111 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.inc FALSE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.cmp FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux.bsf FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux_inst.v FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Address_mux_bb.v TRUE
116 // Retrieval info: LIB_FILE: lpm
```

1.5.5 Data Memory Write Enable Mux

```
1 //File name : D_Wen_mux.v
2 //This module used to share the write enable wire with the different sources
3 //that use it in different modes of operations.Used inside the memory_router.v
4 //→ module.
5
6 // megafunction wizard: %LPM_MUX%
7 // GENERATION: STANDARD
8 // VERSION: WM1.0
9 // MODULE: LPM_MUX
10 //
11 // =====
12 // File Name: D_Wen_mux.v
13 // Megafunction Name(s):
14 //      LPM_MUX
15 //
16 // Simulation Library Files(s):
17 //      lpm
18 // =====
19 // ****
20 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
21 //
22 // ****
23 //
24 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
25 //Your use of Altera Corporation's design tools, logic functions
26 //and other software and tools, and its AMPP partner logic
27 //functions, and any output files from any of the foregoing
28 //((including device programming or simulation files), and any
29 //associated documentation or information are expressly subject
30 //to the terms and conditions of the Altera Program License
31 //Subscription Agreement, the Altera Quartus II License Agreement,
32 //the Altera MegaCore Function License Agreement, or other
33 //applicable license agreement, including, without limitation,
34 //that your use is for the sole purpose of programming logic
35 //devices manufactured by Altera and sold by Altera or its
36 //authorized distributors. Please refer to the applicable
37 //agreement for further details.
38
39
40
41 // synopsys translate_off
42 `timescale 1 ps / 1 ps
43 // synopsys translate_on
44 module D_Wen_mux (
45     data0,
46     data1,
47     data2,
48     data3,
49     sel,
```

```

50     result);
51
52     input    data0;
53     input    data1;
54     input    data2;
55     input    data3;
56     input [1:0] sel;
57     output   result;
58
59     wire [0:0] sub_wire5;
60     wire sub_wire4 = data3;
61     wire sub_wire3 = data2;
62     wire sub_wire2 = data1;
63     wire sub_wire0 = data0;
64     wire [3:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
65     wire [0:0] sub_wire6 = sub_wire5[0:0];
66     wire result = sub_wire6;
67
68 lpm_mux LPM_MUX_component (
69     .data (sub_wire1),
70     .sel (sel),
71     .result (sub_wire5)
72     // synopsys translate_off
73     ,
74     .aclr (),
75     .clken (),
76     .clock ()
77     // synopsys translate_on
78 );
79 defparam
80     LPM_MUX_component.lpm_size = 4,
81     LPM_MUX_component.lpm_type = "LPM_MUX",
82     LPM_MUX_component.lpm_width = 1,
83     LPM_MUX_component.lpm_widths = 2;
84
85
86 endmodule
87
88 // =====
89 // CNX file retrieval info
90 // =====
91 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
92 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
93 // Retrieval info: PRIVATE: new_diagram STRING "1"
94 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
95 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
96 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
97 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"
98 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
99 // Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
100 // Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
```

```

101 // Retrieval info: USED_PORT: data2 0 0 0 0 INPUT NODEFVAL "data2"
102 // Retrieval info: USED_PORT: data3 0 0 0 0 INPUT NODEFVAL "data3"
103 // Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
104 // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
105 // Retrieval info: CONNECT: @data 0 0 1 0 data0 0 0 0 0
106 // Retrieval info: CONNECT: @data 0 0 1 1 data1 0 0 0 0
107 // Retrieval info: CONNECT: @data 0 0 1 2 data2 0 0 0 0
108 // Retrieval info: CONNECT: @data 0 0 1 3 data3 0 0 0 0
109 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
110 // Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0
111 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.v TRUE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.inc FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.cmp FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux.bsf FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux_inst.v FALSE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL D_Wen_mux_bb.v TRUE
117 // Retrieval info: LIB_FILE: lpm

```

1.5.6 Data Memory Input Data Mux

```
1 //File name : din_mux.v
2 //This is instantiated in the memory router module to share din of the DRAM.
3
4 // megafunction wizard: %LPM_MUX%
5 // GENERATION: STANDARD
6 // VERSION: WM1.0
7 // MODULE: LPM_MUX
8
9 // =====
10 // File Name: din_mux.v
11 // Megafunction Name(s):
12 //      LPM_MUX
13 //
14 // Simulation Library Files(s):
15 //      lpm
16 // =====
17 // ****
18 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
19 //
20 // 15.0.0 Build 145 04/22/2015 SJ Full Version
21 // ****
22
23
24 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
25 //Your use of Altera Corporation's design tools, logic functions
26 //and other software and tools, and its AMPP partner logic
27 //functions, and any output files from any of the foregoing
28 //(including device programming or simulation files), and any
29 //associated documentation or information are expressly subject
30 //to the terms and conditions of the Altera Program License
31 //Subscription Agreement, the Altera Quartus II License Agreement,
32 //the Altera MegaCore Function License Agreement, or other
33 //applicable license agreement, including, without limitation,
34 //that your use is for the sole purpose of programming logic
35 //devices manufactured by Altera and sold by Altera or its
36 //authorized distributors. Please refer to the applicable
37 //agreement for further details.
38
39
40 // synopsys translate_off
41 `timescale 1 ps / 1 ps
42 // synopsys translate_on
43 module din_mux (
44     data0x,
45     data1x,
46     data2x,
47     data3x,
48     sel,
49     result);
```

50

```

51      input  [7:0]  data0x;
52      input  [7:0]  data1x;
53      input  [7:0]  data2x;
54      input  [7:0]  data3x;
55      input  [1:0]   sel;
56      output [7:0]  result;
57
58      wire  [7:0]  sub_wire5;
59      wire  [7:0]  sub_wire4 = data3x[7:0];
60      wire  [7:0]  sub_wire3 = data2x[7:0];
61      wire  [7:0]  sub_wire2 = data1x[7:0];
62      wire  [7:0]  sub_wire0 = data0x[7:0];
63      wire [31:0]  sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
64      wire [7:0]  result = sub_wire5[7:0];
65
66      lpm_mux  LPM_MUX_component (
67          .data (sub_wire1),
68          .sel (sel),
69          .result (sub_wire5)
70          // synopsys translate_off
71          ,
72          .aclr (),
73          .clken (),
74          .clock ()
75          // synopsys translate_on
76          );
77
78  defparam
79      LPM_MUX_component.lpm_size = 4,
80      LPM_MUX_component.lpm_type = "LPM_MUX",
81      LPM_MUX_component.lpm_width = 8,
82      LPM_MUX_component.lpm_widths = 2;
83
84 endmodule
85
86 // =====
87 // CNX file retrieval info
88 // =====
89 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
90 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
91 // Retrieval info: PRIVATE: new_diagram STRING "1"
92 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
93 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
94 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
95 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
96 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
97 // Retrieval info: USED_PORT: data0x 0 0 8 0 INPUT NODEFVAL "data0x[7..0]"
98 // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
99 // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
100 // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
101 // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"

```

```
102 // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
103 // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
104 // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
105 // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
106 // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
107 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
108 // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
109 // Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.v TRUE
110 // Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.inc FALSE
111 // Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.cmp FALSE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL din_mux.bsf FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL din_mux_inst.v FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL din_mux_bb.v TRUE
115 // Retrieval info: LIB_FILE: lpm
```

1.5.7 Data Memory Output Data Mux

```
1 //File name : dram_out_mux.v
2 //This module is used to choose an output from 4 256x256 RAMS instantiated
3 //in the dram_512 module.
4
5 // megafunction wizard: %LPM_MUX%
6 // GENERATION: STANDARD
7 // VERSION: WM1.0
8 // MODULE: LPM_MUX
9
10 // =====
11 // File Name: dram_out_mux.v
12 // Megafunction Name(s):
13 //      LPM_MUX
14 //
15 // Simulation Library Files(s):
16 //      lpm
17 // =====
18 // ****
19 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20 //
21 // 15.0.0 Build 145 04/22/2015 SJ Full Version
22 // ****
23
24
25 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
26 //Your use of Altera Corporation's design tools, logic functions
27 //and other software and tools, and its AMPP partner logic
28 //functions, and any output files from any of the foregoing
29 // (including device programming or simulation files), and any
30 // associated documentation or information are expressly subject
31 // to the terms and conditions of the Altera Program License
32 // Subscription Agreement, the Altera Quartus II License Agreement,
33 // the Altera MegaCore Function License Agreement, or other
34 // applicable license agreement, including, without limitation,
35 // that your use is for the sole purpose of programming logic
36 // devices manufactured by Altera and sold by Altera or its
37 // authorized distributors. Please refer to the applicable
38 // agreement for further details.
39
40
41 // synopsys translate_off
42 `timescale 1 ps / 1 ps
43 // synopsys translate_on
44 module dram_out_mux (
45     data0x,
46     data1x,
47     data2x,
48     data3x,
49     sel,
50     result);
```

```

51
52     input  [7:0]  data0x;
53     input  [7:0]  data1x;
54     input  [7:0]  data2x;
55     input  [7:0]  data3x;
56     input  [1:0]  sel;
57     output [7:0]  result;
58
59     wire  [7:0]  sub_wire5;
60     wire  [7:0]  sub_wire4 = data3x[7:0];
61     wire  [7:0]  sub_wire3 = data2x[7:0];
62     wire  [7:0]  sub_wire2 = data1x[7:0];
63     wire  [7:0]  sub_wire0 = data0x[7:0];
64     wire [31:0]  sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
65     wire [7:0]  result = sub_wire5[7:0];
66
67     lpm_mux  LPM_MUX_component (
68         .data (sub_wire1),
69         .sel (sel),
70         .result (sub_wire5)
71         // synopsys translate_off
72         ,
73         .aclr (),
74         .clken (),
75         .clock ()
76         // synopsys translate_on
77     );
78
79     defparam
80         LPM_MUX_component.lpm_size = 4,
81         LPM_MUX_component.lpm_type = "LPM_MUX",
82         LPM_MUX_component.lpm_width = 8,
83         LPM_MUX_component.lpm_widths = 2;
84
85     endmodule
86
87 // =====
88 // CNX file retrieval info
89 // =====
90 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
91 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
92 // Retrieval info: PRIVATE: new_diagram STRING "1"
93 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
94 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
95 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
96 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
97 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
98 // Retrieval info: USED_PORT: data0x 0 0 8 0 INPUT NODEFVAL "data0x[7..0]"
99 // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
100 // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
101 // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"

```

```
102 // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
103 // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
104 // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
105 // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
106 // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
107 // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
108 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
109 // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
110 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.v TRUE
111 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.inc FALSE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.cmp FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux.bsf FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux_inst.v FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux_bb.v TRUE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_out_mux_syn.v TRUE
117 // Retrieval info: LIB_FILE: lpm
```

1.5.8 Data Memory Write Enable Decoder

```
1 //File name : dram_wen_sel_decoder.v
2 //This module is used to demultiplex the wen signal given to 512x512 RAM to
3 //4 256x256 RAMS.
4 //Instantiated in the dram_512 module.
5
6 // megafunction wizard: %LPM_DECODE%
7 // GENERATION: STANDARD
8 // VERSION: WM1.0
9 // MODULE: LPM_DECODE
10
11 // =====
12 // File Name: dram_wen_sel_decoder.v
13 // Megafunction Name(s):
14 //      LPM_DECODE
15 //
16 // Simulation Library Files(s):
17 //      lpm
18 // =====
19 // ****
20 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
21 //
22 // 15.0.0 Build 145 04/22/2015 SJ Full Version
23 // ****
24
25
26 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
27 //Your use of Altera Corporation's design tools, logic functions
28 //and other software and tools, and its AMPP partner logic
29 //functions, and any output files from any of the foregoing
30 // (including device programming or simulation files), and any
31 // associated documentation or information are expressly subject
32 // to the terms and conditions of the Altera Program License
33 // Subscription Agreement, the Altera Quartus II License Agreement,
34 // the Altera MegaCore Function License Agreement, or other
35 // applicable license agreement, including, without limitation,
36 // that your use is for the sole purpose of programming logic
37 // devices manufactured by Altera and sold by Altera or its
38 // authorized distributors. Please refer to the applicable
39 // agreement for further details.
40
41
42 // synopsys translate_off
43 `timescale 1 ps / 1 ps
44 // synopsys translate_on
45 module dram_wen_sel_decoder (
46     data,
47     enable,
48     eq0,
49     eq1,
50     eq2,
```

```

51    eq3);
52
53    input [1:0] data;
54    input enable;
55    output eq0;
56    output eq1;
57    output eq2;
58    output eq3;
59
60    wire [3:0] sub_wire0;
61    wire [3:3] sub_wire4 = sub_wire0[3:3];
62    wire [2:2] sub_wire3 = sub_wire0[2:2];
63    wire [1:1] sub_wire2 = sub_wire0[1:1];
64    wire [0:0] sub_wire1 = sub_wire0[0:0];
65    wire eq0 = sub_wire1;
66    wire eq1 = sub_wire2;
67    wire eq2 = sub_wire3;
68    wire eq3 = sub_wire4;
69
70    lpm_decode LPM_DECODE_component (
71        .data (data),
72        .enable (enable),
73        .eq (sub_wire0)
74        // synopsys translate_off
75        ,
76        .aclr (),
77        .clken (),
78        .clock ())
79        // synopsys translate_on
80    );
81
82    defparam
83        LPM_DECODE_component.lpm_decodes = 4,
84        LPM_DECODE_component.lpm_type = "LPM_DECODE",
85        LPM_DECODE_component.lpm_width = 2;
86
87    endmodule
88
89    // =====
90    // CNX file retrieval info
91    // =====
92    // Retrieval info: PRIVATE: BaseDec NUMERIC "1"
93    // Retrieval info: PRIVATE: EnableInput NUMERIC "1"
94    // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
95    // Retrieval info: PRIVATE: LPM_PIPELINE NUMERIC "0"
96    // Retrieval info: PRIVATE: Latency NUMERIC "0"
97    // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
98    // Retrieval info: PRIVATE: aclr NUMERIC "0"
99    // Retrieval info: PRIVATE: clken NUMERIC "0"
100   // Retrieval info: PRIVATE: eq0 NUMERIC "1"
101   // Retrieval info: PRIVATE: eq1 NUMERIC "1"

```

```

102 // Retrieval info: PRIVATE: eq2 NUMERIC "1"
103 // Retrieval info: PRIVATE: eq3 NUMERIC "1"
104 // Retrieval info: PRIVATE: nBit NUMERIC "2"
105 // Retrieval info: PRIVATE: new_diagram STRING "1"
106 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
107 // Retrieval info: CONSTANT: LPM_DECODES NUMERIC "4"
108 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_DECODE"
109 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "2"
110 // Retrieval info: USED_PORT: @eq 0 0 4 0 OUTPUT NODEFVAL "@eq[3..0]"
111 // Retrieval info: USED_PORT: data 0 0 2 0 INPUT NODEFVAL "data[1..0]"
112 // Retrieval info: USED_PORT: enable 0 0 0 0 INPUT NODEFVAL "enable"
113 // Retrieval info: USED_PORT: eq0 0 0 0 0 OUTPUT NODEFVAL "eq0"
114 // Retrieval info: USED_PORT: eq1 0 0 0 0 OUTPUT NODEFVAL "eq1"
115 // Retrieval info: USED_PORT: eq2 0 0 0 0 OUTPUT NODEFVAL "eq2"
116 // Retrieval info: USED_PORT: eq3 0 0 0 0 OUTPUT NODEFVAL "eq3"
117 // Retrieval info: CONNECT: @data 0 0 2 0 data 0 0 2 0
118 // Retrieval info: CONNECT: @enable 0 0 0 0 enable 0 0 0 0
119 // Retrieval info: CONNECT: eq0 0 0 0 0 @eq 0 0 1 0
120 // Retrieval info: CONNECT: eq1 0 0 0 0 @eq 0 0 1 1
121 // Retrieval info: CONNECT: eq2 0 0 0 0 @eq 0 0 1 2
122 // Retrieval info: CONNECT: eq3 0 0 0 0 @eq 0 0 1 3
123 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.v TRUE
124 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.inc FALSE
125 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.cmp FALSE
126 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder.bsf FALSE
127 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder_inst.v FALSE
128 // Retrieval info: GEN_FILE: TYPE_NORMAL dram_wen_sel_decoder_bb.v TRUE
129 // Retrieval info: LIB_FILE: lpm

```

1.6 Instruction Memory

1.6.1 Instruction Memory Address Mux

```
1 //File name : I_Address_mux.v
2 //This module is used to share the address bus of IRAM with different sources
3 //in different modes of operations.
4 //Instantiated in the memory router module.
5
6 // megafunction wizard: %LPM_MUX%
7 // GENERATION: STANDARD
8 // VERSION: WM1.0
9 // MODULE: LPM_MUX
10
11 // =====
12 // File Name: I_Address_mux.v
13 // Megafunction Name(s):
14 //      LPM_MUX
15 //
16 // Simulation Library Files(s):
17 //      lpm
18 // =====
19 // ****
20 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
21 //
22 // 15.0.0 Build 145 04/22/2015 SJ Full Version
23 // ****
24
25
26 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
27 //Your use of Altera Corporation's design tools, logic functions
28 //and other software and tools, and its AMPP partner logic
29 //functions, and any output files from any of the foregoing
30 // (including device programming or simulation files), and any
31 // associated documentation or information are expressly subject
32 // to the terms and conditions of the Altera Program License
33 // Subscription Agreement, the Altera Quartus II License Agreement,
34 // the Altera MegaCore Function License Agreement, or other
35 // applicable license agreement, including, without limitation,
36 // that your use is for the sole purpose of programming logic
37 // devices manufactured by Altera and sold by Altera or its
38 // authorized distributors. Please refer to the applicable
39 // agreement for further details.
40
41
42 // synopsys translate_off
43 `timescale 1 ps / 1 ps
44 // synopsys translate_on
45 module I_Address_mux (
46     data0x,
47     data1x,
48     data2x,
```

```

49     data3x,
50     sel,
51     result);
52
53     input [7:0] data0x;
54     input [7:0] data1x;
55     input [7:0] data2x;
56     input [7:0] data3x;
57     input [1:0] sel;
58     output [7:0] result;
59
60     wire [7:0] sub_wire5;
61     wire [7:0] sub_wire4 = data3x[7:0];
62     wire [7:0] sub_wire3 = data2x[7:0];
63     wire [7:0] sub_wire2 = data1x[7:0];
64     wire [7:0] sub_wire0 = data0x[7:0];
65     wire [31:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
66     wire [7:0] result = sub_wire5[7:0];
67
68     lpm_mux LPM_MUX_component (
69         .data (sub_wire1),
70         .sel (sel),
71         .result (sub_wire5)
72         // synopsys translate_off
73         ,
74         .aclr (),
75         .clken (),
76         .clock ())
77         // synopsys translate_on
78     );
79
80     defparam
81         LPM_MUX_component.lpm_size = 4,
82         LPM_MUX_component.lpm_type = "LPM_MUX",
83         LPM_MUX_component.lpm_width = 8,
84         LPM_MUX_component.lpm_widths = 2;
85
86 endmodule
87
88 // =====
89 // CNX file retrieval info
90 // =====
91 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
92 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
93 // Retrieval info: PRIVATE: new_diagram STRING "1"
94 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
95 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
96 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
97 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
98 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
99 // Retrieval info: USED_PORT: data0x 0 0 8 0 INPUT NODEFVAL "data0x[7..0]"

```

```

100 // Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL "data1x[7..0]"
101 // Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL "data2x[7..0]"
102 // Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL "data3x[7..0]"
103 // Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL "result[7..0]"
104 // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
105 // Retrieval info: CONNECT: @data 0 0 8 0 data0x 0 0 8 0
106 // Retrieval info: CONNECT: @data 0 0 8 8 data1x 0 0 8 0
107 // Retrieval info: CONNECT: @data 0 0 8 16 data2x 0 0 8 0
108 // Retrieval info: CONNECT: @data 0 0 8 24 data3x 0 0 8 0
109 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
110 // Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
111 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.v TRUE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.inc FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.cmp FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux.bsf FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux_inst.v FALSE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL I_Address_mux_bb.v TRUE
117 // Retrieval info: LIB_FILE: lpm

```

1.6.2 Instruction Memory

```
1 //File name : iram.v
2 //This module is used as the IRAM of size 256.
3
4 // megafunction wizard: %RAM: 1-PORT%
5 // GENERATION: STANDARD
6 // VERSION: WM1.0
7 // MODULE: altsyncram
8
9 // =====
10 // File Name: iram.v
11 // Megafunction Name(s):
12 //      altsyncram
13 //
14 // Simulation Library Files(s):
15 //      altera_mf
16 // =====
17 // ****
18 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
19 //
20 // 15.0.0 Build 145 04/22/2015 SJ Full Version
21 // ****
22
23
24 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
25 //Your use of Altera Corporation's design tools, logic functions
26 //and other software and tools, and its AMPP partner logic
27 //functions, and any output files from any of the foregoing
28 //(including device programming or simulation files), and any
29 //associated documentation or information are expressly subject
30 //to the terms and conditions of the Altera Program License
31 //Subscription Agreement, the Altera Quartus II License Agreement,
32 //the Altera MegaCore Function License Agreement, or other
33 //applicable license agreement, including, without limitation,
34 //that your use is for the sole purpose of programming logic
35 //devices manufactured by Altera and sold by Altera or its
36 //authorized distributors. Please refer to the applicable
37 //agreement for further details.
38
39
40 // synopsys translate_off
41 `timescale 1 ps / 1 ps
42 // synopsys translate_on
43 module iram (
44     address,
45     clock,
46     data,
47     wren,
48     q);
49
50     input [7:0] address;
```

```

51      input      clock;
52      input  [7:0]  data;
53      input      wren;
54      output     [7:0]  q;
55 `ifndef ALTERA_RESERVED_QIS
56 // synopsys translate_off
57 `endif
58      tri1      clock;
59 `ifndef ALTERA_RESERVED_QIS
60 // synopsys translate_on
61 `endif
62
63      wire  [7:0]  sub_wire0;
64      wire  [7:0]  q = sub_wire0[7:0];
65
66      altsyncram  altsyncram_component (
67          .address_a (address),
68          .clock0 (clock),
69          .data_a (data),
70          .wren_a (wren),
71          .q_a (sub_wire0),
72          .aclr0 (1'b0),
73          .aclr1 (1'b0),
74          .address_b (1'b1),
75          .addressstall_a (1'b0),
76          .addressstall_b (1'b0),
77          .byteena_a (1'b1),
78          .byteena_b (1'b1),
79          .clock1 (1'b1),
80          .clocken0 (1'b1),
81          .clocken1 (1'b1),
82          .clocken2 (1'b1),
83          .clocken3 (1'b1),
84          .data_b (1'b1),
85          .eccstatus (),
86          .q_b (),
87          .rdet_a (1'b1),
88          .rdet_b (1'b1),
89          .wren_b (1'b0));
90
91      defparam
92          altsyncram_component.clock_enable_input_a = "BYPASS",
93          altsyncram_component.clock_enable_output_a = "BYPASS",
94          altsyncram_component.intended_device_family = "Cyclone IV E",
95          altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
96          altsyncram_component.lpm_type = "altsyncram",
97          altsyncram_component.numwords_a = 256,
98          altsyncram_component.operation_mode = "SINGLE_PORT",
99          altsyncram_component.outdata_aclr_a = "NONE",
100         altsyncram_component.outdata_reg_a = "CLOCKO",
100         altsyncram_component.power_up_uninitialized = "FALSE",

```

```

101    altsyncram_component.read_during_write_mode_port_a =
102        ↳ "NEW_DATA_NO_NBE_READ",
103    altsyncram_component.widthad_a = 8,
104    altsyncram_component.width_a = 8,
105    altsyncram_component.width_byteena_a = 1;
106
107 endmodule
108
109 // =====
110 // CNX file retrieval info
111 // =====
112 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
113 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
114 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
115 // Retrieval info: PRIVATE: AclrData NUMERIC "0"
116 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
117 // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
118 // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
119 // Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
120 // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
121 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
122 // Retrieval info: PRIVATE: Clken NUMERIC "0"
123 // Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
124 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
125 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
126 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
127 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
128 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
129 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
130 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
131 // Retrieval info: PRIVATE: MIFfilename STRING ""
132 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "256"
133 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
134 // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
135 // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
136 // Retrieval info: PRIVATE: RegData NUMERIC "1"
137 // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
138 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
139 // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
140 // Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
141 // Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
142 // Retrieval info: PRIVATE: WidthAddr NUMERIC "8"
143 // Retrieval info: PRIVATE: WidthData NUMERIC "8"
144 // Retrieval info: PRIVATE: rden NUMERIC "0"
145 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
146 // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
147 // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
148 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
149 // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
150 // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"

```

```

151 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "256"
152 // Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
153 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
154 // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
155 // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
156 // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING
   ↳ "NEW_DATA_NO_NBE_READ"
157 // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "8"
158 // Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
159 // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
160 // Retrieval info: USED_PORT: address 0 0 8 0 INPUT NODEFVAL "address[7..0]"
161 // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
162 // Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
163 // Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
164 // Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
165 // Retrieval info: CONNECT: @address_a 0 0 8 0 address 0 0 8 0
166 // Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
167 // Retrieval info: CONNECT: @data_a 0 0 8 0 data 0 0 8 0
168 // Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
169 // Retrieval info: CONNECT: q 0 0 8 0 @q_a 0 0 8 0
170 // Retrieval info: GEN_FILE: TYPE_NORMAL iram.v TRUE
171 // Retrieval info: GEN_FILE: TYPE_NORMAL iram.inc FALSE
172 // Retrieval info: GEN_FILE: TYPE_NORMAL iram.cmp FALSE
173 // Retrieval info: GEN_FILE: TYPE_NORMAL iram.bsf FALSE
174 // Retrieval info: GEN_FILE: TYPE_NORMAL iram_inst.v FALSE
175 // Retrieval info: GEN_FILE: TYPE_NORMAL iram_bb.v TRUE
176 // Retrieval info: LIB_FILE: altera_mf

```

1.7 Communication

1.7.1 UART: RX

```
1 //File name : uart_rx.v
2 //This module is the UART receiver which forms serial data received from
3 //computer to bytes.
4
5
6 module uart_rx
7   // #(parameter CLKS_PER_BIT)
8   (
9     input      clk,
10    input      i_Rx_Serial,
11    output     o_Rx_DV,
12    output [7:0] o_Rx_Byte
13  );
14
15 parameter c_CLKS_PER_BIT      = 87;
16 parameter s_IDLE            = 3'b000;
17 parameter s_RX_START_BIT    = 3'b001;
18 parameter s_RX_DATA_BITS    = 3'b010;
19 parameter s_RX_STOP_BIT     = 3'b011;
20 parameter s_CLEANUP         = 3'b100;
21
22 reg          r_Rx_Data_R = 1'b1;
23 reg          r_Rx_Data   = 1'b1;
24
25 reg [7:0]    r_Clock_Count = 0;
26 reg [2:0]    r_Bit_Index   = 0; //8 bits total
27 reg [7:0]    r_Rx_Byte     = 0;
28 reg          r_Rx_DV       = 0;
29 reg [2:0]    r_SM_Main     = 0;
30
31 // Purpose: Double-register the incoming data.
32 // This allows it to be used in the UART RX Clock Domain.
33 // (It removes problems caused by metastability)
34 //assign clk = in_Clock;
35
36 always @ (posedge clk)
37 begin
38   r_Rx_Data_R <= i_Rx_Serial;
39   r_Rx_Data   <= r_Rx_Data_R;
40 end
41
42
43 // Purpose: Control RX state machine
44 always @ (posedge clk)
45 begin
46   case (r_SM_Main)
47     s_IDLE :
```

```

49      begin
50          r_Rx_DV        <= 1'b0;
51          r_Clock_Count <= 0;
52          r_Bit_Index   <= 0;
53
54          if (r_Rx_Data == 1'b0)           // Start bit detected
55              r_SM_Main <= s_RX_START_BIT;
56          else
57              r_SM_Main <= s_IDLE;
58      end
59
60      // Check middle of start bit to make sure it's still low
61      s_RX_START_BIT :
62      begin
63          if (r_Clock_Count == (87-1)/2)
64              begin
65                  if (r_Rx_Data == 1'b0)
66                      begin
67                          r_Clock_Count <= 0; // reset counter, found the middle
68                          r_SM_Main     <= s_RX_DATA_BITS;
69                      end
70                  else
71                      r_SM_Main <= s_IDLE;
72              end
73          else
74              begin
75                  r_Clock_Count <= r_Clock_Count + 1;
76                  r_SM_Main     <= s_RX_START_BIT;
77              end
78      end // case: s_RX_START_BIT
79
80
81      // Wait CLKS_PER_BIT-1 clock cycles to sample serial data
82      s_RX_DATA_BITS :
83      begin
84          if (r_Clock_Count < 87-1)
85              begin
86                  r_Clock_Count <= r_Clock_Count + 1;
87                  r_SM_Main     <= s_RX_DATA_BITS;
88              end
89          else
90              begin
91                  r_Clock_Count         <= 0;
92                  r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;
93
94                  // Check if we have received all bits
95                  if (r_Bit_Index < 7)
96                      begin
97                          r_Bit_Index <= r_Bit_Index + 1;
98                          r_SM_Main    <= s_RX_DATA_BITS;
99                      end

```

```

100
101         else
102             begin
103                 r_Bit_Index <= 0;
104                 r_SM_Main    <= s_RX_STOP_BIT;
105             end
106         end // case: s_RX_DATA_BITS
107
108
109         // Receive Stop bit. Stop bit = 1
110         s_RX_STOP_BIT :
111             begin
112                 // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
113                 if (r_Clock_Count < 87-1)
114                     begin
115                         r_Clock_Count <= r_Clock_Count + 1;
116                         r_SM_Main      <= s_RX_STOP_BIT;
117                     end
118                 else
119                     begin
120                         r_Rx_DV          <= 1'b1;
121                         r_Clock_Count   <= 0;
122                         r_SM_Main       <= s_CLEANUP;
123                     end
124             end // case: s_RX_STOP_BIT
125
126
127         // Stay here 1 clock
128         s_CLEANUP :
129             begin
130                 r_SM_Main <= s_IDLE;
131                 r_Rx_DV   <= 1'b0;
132             end
133
134
135         default :
136             r_SM_Main <= s_IDLE;
137
138     endcase
139 end
140
141 assign o_Rx_DV    = r_Rx_DV;
142 assign o_Rx_Byte = r_Rx_Byte;
143
144 endmodule // uart_rx
145
146 //Transmitter
147 //
148 //module uart_tx
149 //  (

```

```

151 //      input      i_Clock,
152 //      input      i_Tx_DV,
153 //      input [7:0] i_Tx_Byte,
154 //      output     o_Tx_Active,
155 //      output reg o_Tx_Serial,
156 //      output     o_Tx_Done
157 // );
158 //
159 // parameter s_IDLE          = 3'b000;
160 // parameter s_TX_START_BIT = 3'b001;
161 // parameter s_TX_DATA_BITS = 3'b010;
162 // parameter s_TX_STOP_BIT  = 3'b011;
163 // parameter s_CLEANUP       = 3'b100;
164 //
165 // reg [2:0]    r_SM_Main     = 0;
166 // reg [7:0]    r_Clock_Count = 0;
167 // reg [2:0]    r_Bit_Index   = 0;
168 // reg [7:0]    r_Tx_Data     = 0;
169 // reg          r_Tx_Done     = 0;
170 // reg          r_Tx_Active   = 0;
171 //
172 // always @(posedge i_Clock)
173 // begin
174 //
175 // case (r_SM_Main)
176 //   s_IDLE :
177 //     begin
178 //       o_Tx_Serial    <= 1'b1;           // Drive Line High for Idle
179 //       r_Tx_Done      <= 1'b0;
180 //       r_Clock_Count <= 0;
181 //       r_Bit_Index    <= 0;
182 //
183 //       if (i_Tx_DV == 1'b1)
184 //         begin
185 //           r_Tx_Active <= 1'b1;
186 //           r_Tx_Data    <= i_Tx_Byte;
187 //           r_SM_Main   <= s_TX_START_BIT;
188 //         end
189 //       else
190 //         r_SM_Main <= s_IDLE;
191 //     end // case: s_IDLE
192 //
193 //
194 // // Send out Start Bit. Start bit = 0
195 // s_TX_START_BIT :
196 //   begin
197 //     o_Tx_Serial <= 1'b0;
198 //
199 //     // Wait CLKS_PER_BIT-1 clock cycles for start bit to finish
200 //     if (r_Clock_Count < 87-1)
201 //       begin

```

```

202 //          r_Clock_Count <= r_Clock_Count + 1;
203 //          r_SM_Main      <= s_TX_START_BIT;
204 //
205 //        end
206 //      else
207 //        begin
208 //          r_Clock_Count <= 0;
209 //          r_SM_Main      <= s_TX_DATA_BITS;
210 //        end
211 //      end // case: s_TX_START_BIT
212 //
213 //
214 // Wait CLKS_PER_BIT-1 clock cycles for data bits to finish
215 // s_TX_DATA_BITS :
216 // begin
217 //   o_Tx_Serial <= r_Tx_Data[r_Bit_Index];
218 //
219 //   if (r_Clock_Count < 87-1)
220 //     begin
221 //       r_Clock_Count <= r_Clock_Count + 1;
222 //       r_SM_Main      <= s_TX_DATA_BITS;
223 //     end
224 //   else
225 //     begin
226 //       r_Clock_Count <= 0;
227 //
228 //       // Check if we have sent out all bits
229 //       if (r_Bit_Index < 7)
230 //         begin
231 //           r_Bit_Index <= r_Bit_Index + 1;
232 //           r_SM_Main      <= s_TX_DATA_BITS;
233 //         end
234 //       else
235 //         begin
236 //           r_Bit_Index <= 0;
237 //           r_SM_Main      <= s_TX_STOP_BIT;
238 //         end
239 //       end
240 //     end
241 //
242 // Send out Stop bit. Stop bit = 1
243 // s_TX_STOP_BIT :
244 // begin
245 //   o_Tx_Serial <= 1'b1;
246 //
247 //   // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
248 //   if (r_Clock_Count < 87-1)
249 //     begin
250 //       r_Clock_Count <= r_Clock_Count + 1;
251 //       r_SM_Main      <= s_TX_STOP_BIT;
252 //     end

```

```

253 //          else
254 //            begin
255 //              r_Tx_Done      <= 1'b1;
256 //              r_Clock_Count <= 0;
257 //              r_SM_Main     <= s_CLEANUP;
258 //              r_Tx_Active   <= 1'b0;
259 //            end
260 //          end // case: s_Tx_STOP_BIT
261 //
262 //
263 //        // Stay here 1 clock
264 //        s_CLEANUP :
265 //          begin
266 //            r_Tx_Done <= 1'b1;
267 //            r_SM_Main <= s_IDLE;
268 //          end
269 //
270 //
271 //        default :
272 //          r_SM_Main <= s_IDLE;
273 //
274 //      endcase
275 //    end
276 //
277 //    assign o_Tx_Active = r_Tx_Active;
278 //    assign o_Tx_Done   = r_Tx_Done;
279 //
280 //endmodule

```

1.7.2 UART: TX

```
1 //File name : uart_tx.v
2 //This module is the UART transmitter which transmit a byte to
3 //the computer serially.
4
5 module uart_tx
6 (
7     input      i_Clock,
8     input      i_Tx_DV,
9     input [7:0] i_Tx_Byte,
10    output     o_Tx_Active,
11    output reg o_Tx_Serial,
12    output     o_Tx_Done
13 );
14
15 parameter s_IDLE          = 3'b000;
16 parameter s_TX_START_BIT = 3'b001;
17 parameter s_TX_DATA_BITS = 3'b010;
18 parameter s_TX_STOP_BIT  = 3'b011;
19 parameter s_CLEANUP       = 3'b100;
20 parameter s_CLEANUP2      = 3'b101;
21 parameter s_CLEANUP3      = 3'b110;
22 parameter s_TX_START_BIT_0=3'b111;
23 parameter CLKS_PER_BIT   = 87;
24
25 reg [2:0] r_SM_Main      = 0;
26 reg [7:0] r_Clock_Count = 0;
27 reg [2:0] r_Bit_Index    = 0;
28 reg [7:0] r_Tx_Data      = 0;
29 reg        r_Tx_Done      = 0;
30 reg        r_Tx_Active    = 0;
31
32 always @ (posedge i_Clock)
33 begin
34
35     case (r_SM_Main)
36         s_IDLE :
37             begin
38                 o_Tx_Serial    <= 1'b1;           // Drive Line High for Idle
39                 r_Tx_Done      <= 1'b0;
40                 r_Clock_Count <= 0;
41                 r_Bit_Index    <= 0;
42
43                 if (i_Tx_DV == 1'b1)
44                     begin
45                         r_Tx_Active <= 1'b1;
46                         r_SM_Main   <= s_TX_START_BIT_0;
47                     end
48                 else
49                     r_SM_Main <= s_IDLE;
50             end // case: s_IDLE
51
52 end
```

```

51
52
53     // Send out Start Bit. Start bit = 0
54 s_TX_START_BIT_0:
55     begin
56         r_Tx_Data    <= i_Tx_Byt;
57         r_SM_Main   <= s_TX_START_BIT;
58     end
59     s_TX_START_BIT :
60     begin
61         o_Tx_Serial <= 1'b0;
62
63     // Wait CLKS_PER_BIT-1 clock cycles for start bit to finish
64     if (r_Clock_Count < CLKS_PER_BIT-1)
65     begin
66         r_Clock_Count <= r_Clock_Count + 1;
67         r_SM_Main     <= s_TX_START_BIT;
68     end
69     else
70     begin
71         r_Clock_Count <= 0;
72         r_SM_Main     <= s_TX_DATA_BITS;
73     end
74 end // case: s_TX_START_BIT
75
76
77 // Wait CLKS_PER_BIT-1 clock cycles for data bits to finish
78 s_TX_DATA_BITS :
79     begin
80         o_Tx_Serial <= r_Tx_Data[r_Bit_Index];
81
82         if (r_Clock_Count < CLKS_PER_BIT-1)
83             begin
84                 r_Clock_Count <= r_Clock_Count + 1;
85                 r_SM_Main     <= s_TX_DATA_BITS;
86             end
87         else
88             begin
89                 r_Clock_Count <= 0;
90
91                 // Check if we have sent out all bits
92                 if (r_Bit_Index < 7)
93                     begin
94                         r_Bit_Index <= r_Bit_Index + 1;
95                         r_SM_Main     <= s_TX_DATA_BITS;
96                     end
97                 else
98                     begin
99                         r_Bit_Index <= 0;
100                        r_SM_Main     <= s_TX_STOP_BIT;
101                    end

```

```

102         end
103     end // case: s_TX_DATA_BITS
104
105
106     // Send out Stop bit. Stop bit = 1
107     s_TX_STOP_BIT :
108     begin
109         o_Tx_Serial <= 1'b1;
110
111         // Wait CLKS_PER_BIT-1 clock cycles for Stop bit to finish
112         if (r_Clock_Count < CLKS_PER_BIT-1)
113             begin
114                 r_Clock_Count <= r_Clock_Count + 1;
115                 r_SM_Main      <= s_TX_STOP_BIT;
116             end
117         else
118             begin
119                 r_Tx_Done      <= 1'b1;
120                 r_Clock_Count <= 0;
121                 r_SM_Main      <= s_CLEANUP;
122                 r_Tx_Active    <= 1'b0;
123             end
124     end // case: s_Tx_STOP_BIT
125
126
127     // Stay here 1 clock
128     s_CLEANUP :
129     begin
130         r_Tx_Done <= 1'b0; //this tick is only high for one clock cycle
131         r_SM_Main <= s_CLEANUP2;
132     end
133
134     s_CLEANUP2 :
135     begin
136         r_SM_Main <= s_CLEANUP3;
137     end
138
139     s_CLEANUP3 :
140     begin
141         r_SM_Main <= s_IDLE;
142     end
143
144     default :
145         r_SM_Main <= s_IDLE;
146
147     endcase
148 end
149
150 assign o_Tx_Active = r_Tx_Active;
151 assign o_Tx_Done   = r_Tx_Done;
152

```

153 **endmodule**

1.7.3 TX Controller

```
1 //File name : Tx_modifier.v
2 //This module modifies the signals between UART transmitter and data_retreiver
3 //inorder to crop the image/data sent back to the computer.
4
5 module Tx_modifier(
6     Tx_tick_retreiver,
7     wen_retreiver,
8     Tx_tick_Tx,
9     wen_Tx,
10    end_address,
11    address);
12
13
14 input      wen_retreiver;
15 input      Tx_tick_Tx;
16 input [17:0] address;
17 input [17:0] end_address;
18
19 output wen_Tx;
20 output Tx_tick_retreiver;
21
22
23 reg mux_out=0;
24
25 //hijack transmit signals when needed
26
27 two_way_mux for_wen(
28     .data0(wen_retreiver),
29     .data1(0),
30     .sel(mux_out),
31     .result(wen_Tx));
32
33 two_way_mux for_tx_tick(
34     .data0(Tx_tick_Tx),
35     .data1(1),
36     .sel(mux_out),
37     .result(Tx_tick_retreiver));
38
39
40 always @ (address)
41 begin
42     if((address[17:9] <= end_address[17:9]) & (address[8:0]
43         <=end_address[8:0])) mux_out<=0; //if the address is in range
44         // maintain normal transmission
45     else mux_out<=1; //if address is out of range hijack the 2 wires
46         // connecting Tx and retreiver
47 end
48
49
50 endmodule
```

1.7.4 Data Retriever

```
1 //File name : Data_retreiver.v
2 //This module used to transmit the processed data one by one to the UART
→ transmitter.
3
4 module Data_retriever(clk,addr,wen_Tx,fin,start,Tx_tick_from_tx,end_addr);
5
6 input clk,Tx_tick_from_tx,start;
7 input [17:0] end_addr;
8
9 output reg [17:0] addr=18'b0;
10 output wen_Tx;
11 output reg fin=0;
12
13 reg wen=0;
14 reg [1:0] STATE=2'b00;
15 reg a=1;
16 reg b=1;
17 wire Tx_tick;
18
19 parameter IDLE=2'b0;
20 parameter TRANSMITTING=2'b01;
21 parameter DONE=2'b10;
22
23
24 Tx_modifier Tx_modifier(
25     .Tx_tick_retreiver(Tx_tick),
26     .wen_retreiver(wen),
27     .Tx_tick_Tx(Tx_tick_from_tx),
28     .wen_Tx(wen_Tx),
29     .end_address(end_addr), //change this inorder to SEND different sizes
→ of images .put "end_addr"/18'b111111111111111111 in brackets
30     .address(addr)
31 );
32
33
34
35 always @(posedge clk)
36 case(STATE)
37     IDLE:
38         begin
39             addr<=18'b0;
40             if (start)
41                 begin
42                     fin<=0;
43                     STATE<=TRANSMITTING;
44                 end
45         end
46     TRANSMITTING:
47         begin
48             wen<=1;
```

```

49      if (addr==18'd262143 )
50          begin
51              STATE<=DONE;
52          end
53      else if(Tx_tick==1)
54          begin
55              addr<=addr+1;
56          end
57      end
58  DONE:
59      if(Tx_tick==1)
60          begin
61              STATE<=IDLE;
62              fin<=1;
63              wen<=0;
64          end
65      default: STATE<=IDLE;
66  endcase
67
68 endmodule

```

1.7.5 Data Writer

```
1 //File name : Data_writer.v
2 //This module used to store incoming data from UART receiver onto IRAM/DRAM.
3
4 module Data_writer(clk,Rx_tick,Din,Wen,Addr,Dout,fin,memory_size);
5
6 input Rx_tick,clk;
7 input [7:0] Din;
8 input [17:0] memory_size;
9
10 output reg [17:0] Addr=18'b0;
11 output reg [7:0] Dout;
12 output reg Wen=1'b0;
13 output reg fin=0;
14
15 reg flag = 0;
16 reg [1:0] STATE=2'b0;
17
18 parameter IDLE=2'b0;
19 parameter STORING1=2'b01;
20 parameter STORING2=2'b10;
21 parameter DONE=2'b11;
22
23 always @(posedge clk)
24 begin
25 case(STATE)
26 IDLE:
27     if(Rx_tick==1)
28         begin
29             fin<=0;
30             Wen<=1;
31             Dout<=Din;
32             STATE<=STORING2;
33         end
34     STORING1:
35         if(Rx_tick==1)
36             begin
37                 Wen<=1;
38                 Dout<=Din;
39                 Addr<=Addr+1;
40                 STATE<=STORING2;
41             end
42     STORING2:
43         begin
44             Wen<=0;
45             if(Addr==memory_size) STATE<=DONE;
46             else STATE<=STORING1;
47         end
48     DONE:
49         begin
50             Addr<=0;
```

```
51      fin<=1;
52      Wen<=0;
53      STATE<=IDLE;
54  end
55 default:STATE<=IDLE;
56 endcase
57
58 end
59
60 endmodule
```

1.8 Other Modules

1.8.1 Binary to BCD Converter

```
1 //File name : bi2bcd.v
2 //This module is used to decode 8 bit binary number inorder to feed to
3 //3 seven segment display units.
4
5 module bi2bcd(din,dout2,dout1,dout0);
6
7
8 input [7:0] din;
9 output [6:0] dout0;
10 output [6:0] dout1;
11 output [6:0] dout2;
12
13 reg [3:0] counter=3'b0;
14 reg [19:0] shifter=20'd0;
15
16 decoder d0(.din(shifter[11:8]),.dout(dout0));
17 decoder d1(.din(shifter[15:12]),.dout(dout1));
18 decoder d2(.din(shifter[19:16]),.dout(dout2));
19
20 always @(din)
21 begin
22     shifter[7:0]=din;
23     shifter[19:8]=12'b0;
24     for (counter=4'd0;counter<4'd8;counter=counter+1) begin
25         if(shifter[11:8]>4'd4)
26             begin
27                 shifter[11:8]=shifter[11:8]+4'd3;
28             end
29         if(shifter[15:12]>4'd4)
30             begin
31                 shifter[15:12]=shifter[15:12]+4'd3;
32             end
33         if(shifter[19:16]>4'd4)
34             begin
35                 shifter[19:16]=shifter[19:16]+4'd3;
36             end
37         shifter=shifter<<1;
38     end
39 end
40
41
42
43 endmodule
```

1.8.2 Clock Control

```
1 //File name : clock_control.v
2 //This module drives the project with different clocks of choice.
3
4 module clock_control(
5     in_clock, //50MHz
6     sel,
7     mode,
8     manual,
9     out_clock //10MHz, 1Hz, Manual, 25MHz
10 );
11
12 input      in_clock;
13 input      manual;
14 input [1:0] mode,sel;
15
16 output     out_clock;
17
18 reg   [1:0] select=2'd0;
19
20 wire _1MHz,_10MHz,_25MHz;
21
22 parameter _10mhz=2'b00;
23 parameter _1hz=2'b01;
24 parameter _manual=2'b10;
25 parameter _25mhz=2'b11;
26
27 //Selects the needed clock to give out
28
29 four_way_mux four_way_mux(
30     .data0(_10MHz),
31     .data1(_1Hz),
32     .data2(manual),
33     .data3(_25MHz),
34     .sel(select),
35     .result(out_clock));
36
37 //Convert 10MHz clock to 1Hz clock
38
39 clock_divider _10MHz_to_1Hz(
40     .inclk(_10MHz),
41     .ena(1),
42     .clk(_1Hz));
43
44 //Convert 50MHz clock to 10MHz clock
45
46 pll _50MHz_to_10MHz(
47     .inclk0(in_clock),
48     .c0(_10MHz));
49
50 //Convert 50MHz clock to 25MHz clock
```

```

51
52  pll_25mhz _50MHz_to_25MHz(
53      .inclk0(in_clock),
54      .c0(_25MHz));
55
56  always @ (in_clock)
57      begin
58          if (mode == 2'b10) //processor mode
59              begin
60                  case (sel)
61                      _10mhz : select <= 2'b00;
62                      _1hz : select <= 2'b01;
63                      _manual : select <= 2'b10;
64                      _25mhz : select <= 2'b11;
65                      default : select <= 2'b00;
66              endcase
67          end
68          else select <= 2'd0; //any other mode use 10MHz clock
69      end
70
71  endmodule

```

1.8.3 Clock Divider

```
1 //File name : clock_divider.v
2 //This module is used to convert a 10MHz clock to give out a 1Hz clock pulse.
3 //Instantiated inside the clock_control module.
4
5 module clock_divider(inclk,ena,clk);
6
7 parameter maxcount=23'd5000000;// input 10MHz clock and output 1Hz clk
8
9 input inclk;
10 input ena;
11 output reg clk=1;
12
13 reg [22:0] count=23'd0;
14
15 always @ (posedge inclk )
16 begin
17 if (ena)
18 begin
19 if (count==maxcount)
20 begin
21 clk=~clk;
22 count=23'd0;
23 end
24 else
25 begin
26 count=count+1;
27 end
28 end
29 else
30 begin
31 clk=0;
32 end
33 end
34
35 endmodule
```

1.8.4 Debouncer

```
1 //File name : debouner.v
2 //This module is used to debounce the push buttons in the FPGA board.
3
4 module debouncer(button_in,clk,button_out);
5
6 input clk,button_in;
7 output reg button_out=1;
8
9 reg [3:0] counter=4'd0;
10
11 always @(posedge clk)
12 begin
13 if (button_in==0)
14 begin
15 counter<=counter+1;
16 if (counter==4'b1111) button_out<=0;
17 end
18 else
19 begin
20 counter<=4'd0;
21 button_out<=1;
22 end
23 end
24
25 endmodule
```

1.8.5 Decoder

```
1 //File name : decoder.v
2 //This module is used to decode a 4 bit pattern to display
3 //a digit on a single seven segment display.
4 //Instantiated in the bi2bcd module.
5
6 module decoder(din,dout);
7
8 input [3:0] din;
9 output reg [6:0] dout;
10
11
12
13 always @(din)
14 case(din)
15 4'd0:dout<=7'b1000000;
16 4'd1:dout<=7'b1111001;
17 4'd2:dout<=7'b0100100;
18 4'd3:dout<=7'b0110000;
19 4'd4:dout<=7'b0011001;
20 4'd5:dout<=7'b0010010;
21 4'd6:dout<=7'b0000010;
22 4'd7:dout<=7'b1111000;
23 4'd8:dout<=7'b0000000;
24 4'd9:dout<=7'b0011000;
25 endcase
26
27 endmodule
```

1.8.6 Four Way Mux

```
1 //File name : four_way_mux.v
2 //This module is instantiated in the clock controll module
3 //inorder to multiplex from 4 available clocks.
4
5 // megafunction wizard: %LPM_MUX%
6 // GENERATION: STANDARD
7 // VERSION: WM1.0
8 // MODULE: LPM_MUX
9
10 // =====
11 // File Name: four_way_mux.v
12 // Megafunction Name(s):
13 //      LPM_MUX
14 //
15 // Simulation Library Files(s):
16 //      lpm
17 // =====
18 // ****
19 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20 //
21 // 15.0.0 Build 145 04/22/2015 SJ Full Version
22 // ****
23
24
25 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
26 //Your use of Altera Corporation's design tools, logic functions
27 //and other software and tools, and its AMPP partner logic
28 //functions, and any output files from any of the foregoing
29 // (including device programming or simulation files), and any
30 // associated documentation or information are expressly subject
31 // to the terms and conditions of the Altera Program License
32 // Subscription Agreement, the Altera Quartus II License Agreement,
33 // the Altera MegaCore Function License Agreement, or other
34 // applicable license agreement, including, without limitation,
35 // that your use is for the sole purpose of programming logic
36 // devices manufactured by Altera and sold by Altera or its
37 // authorized distributors. Please refer to the applicable
38 // agreement for further details.
39
40
41 // synopsys translate_off
42 `timescale 1 ps / 1 ps
43 // synopsys translate_on
44 module four_way_mux (
45     data0,
46     data1,
47     data2,
48     data3,
49     sel,
50     result);
```

```

51
52     input      data0;
53     input      data1;
54     input      data2;
55     input      data3;
56     input  [1:0]  sel;
57     output     result;
58
59     wire  [0:0] sub_wire5;
60     wire  sub_wire4 = data3;
61     wire  sub_wire3 = data2;
62     wire  sub_wire2 = data1;
63     wire  sub_wire0 = data0;
64     wire  [3:0] sub_wire1 = {sub_wire4, sub_wire3, sub_wire2, sub_wire0};
65     wire  [0:0] sub_wire6 = sub_wire5[0:0];
66     wire  result = sub_wire6;
67
68     lpm_mux  LPM_MUX_component (
69         .data (sub_wire1),
70         .sel (sel),
71         .result (sub_wire5)
72         // synopsys translate_off
73         ,
74         .aclr (),
75         .clken (),
76         .clock ()
77         // synopsys translate_on
78     );
79
80     defparam
81         LPM_MUX_component.lpm_size = 4,
82         LPM_MUX_component.lpm_type = "LPM_MUX",
83         LPM_MUX_component.lpm_width = 1,
84         LPM_MUX_component.lpm_widths = 2;
85
86 endmodule
87
88 // =====
89 // CNX file retrieval info
90 // =====
91 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
92 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
93 // Retrieval info: PRIVATE: new_diagram STRING "1"
94 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
95 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
96 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
97 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"
98 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
99 // Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
100 // Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
101 // Retrieval info: USED_PORT: data2 0 0 0 0 INPUT NODEFVAL "data2"

```

```
102 // Retrieval info: USED_PORT: data3 0 0 0 0 INPUT NODEFVAL "data3"
103 // Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
104 // Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
105 // Retrieval info: CONNECT: @data 0 0 1 0 data0 0 0 0 0
106 // Retrieval info: CONNECT: @data 0 0 1 1 data1 0 0 0 0
107 // Retrieval info: CONNECT: @data 0 0 1 2 data2 0 0 0 0
108 // Retrieval info: CONNECT: @data 0 0 1 3 data3 0 0 0 0
109 // Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
110 // Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0
111 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.v TRUE
112 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.inc FALSE
113 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.cmp FALSE
114 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux.bsf FALSE
115 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux_inst.v FALSE
116 // Retrieval info: GEN_FILE: TYPE_NORMAL four_way_mux_bb.v TRUE
117 // Retrieval info: LIB_FILE: lpm
```

1.8.7 Key Splitter

```
1 //File name : key_split.v
2 //This module is used to split the signal of a push button to do different
3 //→ channels
4 //in different modes of operations.
5
6
7 input in;
8 input enable;
9 input [1:0] selector;
10 output reg Tx_out=1,p_out=1,i_d_out=1;
11
12 parameter DIRECT_TO_IDLE =2'b00;
13 parameter DIRECT_TO_Rx =2'b01;
14 parameter DIRECT_TO_P =2'b10;
15 parameter DIRECT_TO_Tx =2'b11;
16
17 always @(in,selector,enable)
18 if (enable==1)
19 begin
20     case(selector)
21         DIRECT_TO_IDLE:
22             begin
23                 Tx_out <= 1;
24                 p_out <= 1;
25                 i_d_out <= in;
26             end
27         DIRECT_TO_Rx:
28             begin
29                 Tx_out <= 1;
30                 p_out <= 1;
31                 i_d_out <= in;
32             end
33         DIRECT_TO_P:
34             begin
35                 Tx_out <= 1;
36                 p_out <= in;
37                 i_d_out <= 1;
38             end
39         DIRECT_TO_Tx:
40             begin
41                 Tx_out <= in;
42                 p_out <= 1;
43                 i_d_out <= 1;
44             end
45         default:
46             begin
47                 Tx_out <= 1;
48                 p_out <= 1;
49                 i_d_out <= 1;
```

```
50         end
51     endcase
52   end
53 else
54 begin
55   Tx_out  <= 1;
56   p_out   <= 1;
57   i_d_out <= 1;
58 end
59 endmodule
```

1.8.8 PLL for Clock Control

```
1 //File name : pll.v
2 //This module is used to convert a 50MHz clock to 10MHz clock.
3 //instantiated in the clock control module.
4
5 // megafunction wizard: %ALTPPLL%
6 // GENERATION: STANDARD
7 // VERSION: WM1.0
8 // MODULE: altpll
9
10 // =====
11 // File Name: pll.v
12 // Megafunction Name(s):
13 //      altpll
14 //
15 // Simulation Library Files(s):
16 //      altera_mf
17 // =====
18 // ****
19 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20 //
21 // 17.1.0 Build 590 10/25/2017 SJ Lite Edition
22 // ****
23
24
25 //Copyright (C) 2017 Intel Corporation. All rights reserved.
26 //Your use of Intel Corporation's design tools, logic functions
27 //and other software and tools, and its AMPP partner logic
28 //functions, and any output files from any of the foregoing
29 //((including device programming or simulation files), and any
30 //associated documentation or information are expressly subject
31 //to the terms and conditions of the Intel Program License
32 //Subscription Agreement, the Intel Quartus Prime License Agreement,
33 //the Intel FPGA IP License Agreement, or other applicable license
34 //agreement, including, without limitation, that your use is for
35 //the sole purpose of programming logic devices manufactured by
36 //Intel and sold by Intel or its authorized distributors. Please
37 //refer to the applicable agreement for further details.
38
39
40 // synopsys translate_off
41 `timescale 1 ps / 1 ps
42 // synopsys translate_on
43 module pll (
44     areset,
45     inclk0,
46     c0);
47
48     input    areset;
49     input    inclk0;
50     output   c0;
```

```

51 `ifndef ALTERA_RESERVED_QIS
52 // synopsys translate_off
53 `endif
54     tri0      areset;
55 `ifndef ALTERA_RESERVED_QIS
56 // synopsys translate_on
57 `endif
58
59     wire [0:0] sub_wire2 = 1'h0;
60     wire [4:0] sub_wire3;
61     wire sub_wire0 = inclk0;
62     wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
63     wire [0:0] sub_wire4 = sub_wire3[0:0];
64     wire c0 = sub_wire4;
65
66 altpll altppll_component (
67     .areset (areset),
68     .inclk (sub_wire1),
69     .clk (sub_wire3),
70     .activeclock (),
71     .clkbad (),
72     .clkena ({6{1'b1}}),
73     .clkloss (),
74     .clkswitch (1'b0),
75     .configupdate (1'b0),
76     .enable0 (),
77     .enable1 (),
78     .extclk (),
79     .extclkena ({4{1'b1}}),
80     .fbin (1'b1),
81     .fbmimicbidir (),
82     .fbout (),
83     .fref (),
84     .icdrclk (),
85     .locked (),
86     .pfdena (1'b1),
87     .phasecounterselect ({4{1'b1}}),
88     .phasedone (),
89     .phasestep (1'b1),
90     .phaseupdown (1'b1),
91     .pllena (1'b1),
92     .scanaclr (1'b0),
93     .scanclk (1'b0),
94     .scanclkena (1'b1),
95     .scandata (1'b0),
96     .scandataout (),
97     .scandone (),
98     .scanread (1'b0),
99     .scanwrite (1'b0),
100    .sclkout0 (),
101    .sclkout1 (),

```

```

102     .vcooverrange (),
103     .vcounderrange ());
104
105 defparam
106     altpll_component.bandwidth_type = "AUTO",
107     altpll_component.clk0_divide_by = 5,
108     altpll_component.clk0_duty_cycle = 50,
109     altpll_component.clk0_multiply_by = 1,
110     altpll_component.clk0_phase_shift = "0",
111     altpll_component.compensate_clock = "CLK0",
112     altpll_component.inclk0_input_frequency = 20000,
113     altpll_component.intended_device_family = "Cyclone IV E",
114     altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll",
115     altpll_component.lpm_type = "altpll",
116     altpll_component.operation_mode = "NORMAL",
117     altpll_component pll_type = "AUTO",
118     altpll_component.port_activeclock = "PORT_UNUSED",
119     altpll_component.port_areset = "PORT_USED",
120     altpll_component.port_clkbad0 = "PORT_UNUSED",
121     altpll_component.port_clkbad1 = "PORT_UNUSED",
122     altpll_component.port_clkloss = "PORT_UNUSED",
123     altpll_component.port_clkswitch = "PORT_UNUSED",
124     altpll_component.port_configupdate = "PORT_UNUSED",
125     altpll_component.port_fbin = "PORT_UNUSED",
126     altpll_component.port_inclk0 = "PORT_USED",
127     altpll_component.port_inclk1 = "PORT_UNUSED",
128     altpll_component.port_locked = "PORT_UNUSED",
129     altpll_component.port_pfdena = "PORT_UNUSED",
130     altpll_component.port_phasecounterselect = "PORT_UNUSED",
131     altpll_component.port_phasedone = "PORT_UNUSED",
132     altpll_component.port_phasestep = "PORT_UNUSED",
133     altpll_component.port_phaseupdown = "PORT_UNUSED",
134     altpll_component.port_pllена = "PORT_UNUSED",
135     altpll_component.port_scanaclr = "PORT_UNUSED",
136     altpll_component.port_scanclk = "PORT_UNUSED",
137     altpll_component.port_scanclena = "PORT_UNUSED",
138     altpll_component.port_scandata = "PORT_UNUSED",
139     altpll_component.port_scandataout = "PORT_UNUSED",
140     altpll_component.port_scandone = "PORT_UNUSED",
141     altpll_component.port_scanread = "PORT_UNUSED",
142     altpll_component.port_scanwrite = "PORT_UNUSED",
143     altpll_component.port_clk0 = "PORT_USED",
144     altpll_component.port_clk1 = "PORT_UNUSED",
145     altpll_component.port_clk2 = "PORT_UNUSED",
146     altpll_component.port_clk3 = "PORT_UNUSED",
147     altpll_component.port_clk4 = "PORT_UNUSED",
148     altpll_component.port_clk5 = "PORT_UNUSED",
149     altpll_component.port_clkena0 = "PORT_UNUSED",
150     altpll_component.port_clkena1 = "PORT_UNUSED",
151     altpll_component.port_clkena2 = "PORT_UNUSED",
152     altpll_component.port_clkena3 = "PORT_UNUSED",
153     altpll_component.port_clkena4 = "PORT_UNUSED",

```

```

153     altpll_component.port_clkena5 = "PORT_UNUSED",
154     altpll_component.port_extclk0 = "PORT_UNUSED",
155     altpll_component.port_extclk1 = "PORT_UNUSED",
156     altpll_component.port_extclk2 = "PORT_UNUSED",
157     altpll_component.port_extclk3 = "PORT_UNUSED",
158     altpll_component.width_clock = 5;
159
160
161 endmodule
162
163 // =====
164 // CNX file retrieval info
165 // =====
166 // Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
167 // Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
168 // Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
169 // Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
170 // Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
171 // Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
172 // Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
173 // Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
174 // Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
175 // Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"
176 // Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"
177 // Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
178 // Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
179 // Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
180 // Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0"
181 // Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
182 // Retrieval info: PRIVATE: DIV_FACTORO NUMERIC "5"
183 // Retrieval info: PRIVATE: DUTY_CYCLEO STRING "50.00000000"
184 // Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUEO STRING "10.000000"
185 // Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0"
186 // Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
187 // Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
188 // Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0"
189 // Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
190 // Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
191 // Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
192 // Retrieval info: PRIVATE: INCLKO_FREQ_EDIT STRING "50.000"
193 // Retrieval info: PRIVATE: INCLKO_FREQ_UNIT_COMBO STRING "MHz"
194 // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
195 // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
196 // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
197 // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"
198 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
199 // Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
200 // Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "0"
201 // Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
202 // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
203 // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"

```

```

204 // Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNITO STRING "deg"
205 // Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
206 // Retrieval info: PRIVATE: MIRROR_CLKO STRING "0"
207 // Retrieval info: PRIVATE: MULT_FACTORO NUMERIC "1"
208 // Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
209 // Retrieval info: PRIVATE: OUTPUT_FREQO STRING "100.00000000"
210 // Retrieval info: PRIVATE: OUTPUT_FREQ_MODEO STRING "0"
211 // Retrieval info: PRIVATE: OUTPUT_FREQ_UNITO STRING "MHz"
212 // Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1"
213 // Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0"
214 // Retrieval info: PRIVATE: PHASE_SHIFT0 STRING "0.00000000"
215 // Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0"
216 // Retrieval info: PRIVATE: PHASE_SHIFT_UNITO STRING "deg"
217 // Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0"
218 // Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1"
219 // Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
220 // Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
221 // Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
222 // Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0"
223 // Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
224 // Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
225 // Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0"
226 // Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
227 // Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll.mif"
228 // Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
229 // Retrieval info: PRIVATE: SCAN_FEATURE_ENABLED STRING "1"
230 // Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0"
231 // Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
232 // Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"
233 // Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
234 // Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
235 // Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
236 // Retrieval info: PRIVATE: SPREAD_USE STRING "0"
237 // Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
238 // Retrieval info: PRIVATE: STICKY_CLKO STRING "1"
239 // Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
240 // Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
241 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
242 // Retrieval info: PRIVATE: USE_CLKO STRING "1"
243 // Retrieval info: PRIVATE: USE_CLKENAO STRING "0"
244 // Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0"
245 // Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
246 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
247 // Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
248 // Retrieval info: CONSTANT: CLKO_DIVIDE_BY NUMERIC "5"
249 // Retrieval info: CONSTANT: CLKO_DUTY_CYCLE NUMERIC "50"
250 // Retrieval info: CONSTANT: CLKO_MULTIPLY_BY NUMERIC "1"
251 // Retrieval info: CONSTANT: CLKO_PHASE_SHIFT STRING "0"
252 // Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLKO"
253 // Retrieval info: CONSTANT: INCLKO_INPUT_FREQUENCY NUMERIC "20000"
254 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"

```

```

255 // Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
256 // Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
257 // Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"
258 // Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
259 // Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED"
260 // Retrieval info: CONSTANT: PORT_CLKBADO STRING "PORT_UNUSED"
261 // Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
262 // Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
263 // Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
264 // Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
265 // Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
266 // Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED"
267 // Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
268 // Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_UNUSED"
269 // Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
270 // Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
271 // Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
272 // Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
273 // Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
274 // Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
275 // Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
276 // Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
277 // Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
278 // Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
279 // Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
280 // Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
281 // Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
282 // Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
283 // Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
284 // Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
285 // Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
286 // Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
287 // Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
288 // Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
289 // Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED"
290 // Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
291 // Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
292 // Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
293 // Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
294 // Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
295 // Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED"
296 // Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
297 // Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
298 // Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
299 // Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5"
300 // Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]"
301 // Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset"
302 // Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
303 // Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
304 // Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
305 // Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0

```

```
306 // Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0  
307 // Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0  
308 // Retrieval info: GEN_FILE: TYPE_NORMAL pll.v TRUE  
309 // Retrieval info: GEN_FILE: TYPE_NORMAL pll.ppf TRUE  
310 // Retrieval info: GEN_FILE: TYPE_NORMAL pll.inc FALSE  
311 // Retrieval info: GEN_FILE: TYPE_NORMAL pll.cmp FALSE  
312 // Retrieval info: GEN_FILE: TYPE_NORMAL pll.bsf FALSE  
313 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_inst.v FALSE  
314 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_bb.v TRUE  
315 // Retrieval info: LIB_FILE: altera_mf  
316 // Retrieval info: CBX_MODULE_PREFIX: ON
```

1.8.9 25 MHz PLL

```
1 //File name : pll_25mhz.v
2 //This module is used to convert a 50MHz clock pulse to a 25MHz clock pulse.
3 //Instantiated in the clock controller module.
4
5 // megafunction wizard: %ALTPPLL%
6 // GENERATION: STANDARD
7 // VERSION: WM1.0
8 // MODULE: altpll
9
10 // =====
11 // File Name: pll_25mhz.v
12 // Megafunction Name(s):
13 //      altpll
14 //
15 // Simulation Library Files(s):
16 //      altera_mf
17 // =====
18 // ****
19 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
20 //
21 // 15.0.0 Build 145 04/22/2015 SJ Full Version
22 // ****
23
24
25 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
26 //Your use of Altera Corporation's design tools, logic functions
27 //and other software and tools, and its AMPP partner logic
28 //functions, and any output files from any of the foregoing
29 //including device programming or simulation files), and any
30 //associated documentation or information are expressly subject
31 //to the terms and conditions of the Altera Program License
32 //Subscription Agreement, the Altera Quartus II License Agreement,
33 //the Altera MegaCore Function License Agreement, or other
34 //applicable license agreement, including, without limitation,
35 //that your use is for the sole purpose of programming logic
36 //devices manufactured by Altera and sold by Altera or its
37 //authorized distributors. Please refer to the applicable
38 //agreement for further details.
39
40
41 // synopsys translate_off
42 `timescale 1 ps / 1 ps
43 // synopsys translate_on
44 module pll_25mhz (
45     areset,
46     inclk0,
47     c0,
48     locked);
49
50     input      areset;
```

```

51      input      inclk0;
52      output     c0;
53      output     locked;
54 `ifndef ALTERA_RESERVED_QIS
55 // synopsys translate_off
56 `endif
57      tri0      areset;
58 `ifndef ALTERA_RESERVED_QIS
59 // synopsys translate_on
60 `endif
61
62      wire [0:0] sub_wire2 = 1'h0;
63      wire [4:0] sub_wire3;
64      wire sub_wire5;
65      wire sub_wire0 = inclk0;
66      wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
67      wire [0:0] sub_wire4 = sub_wire3[0:0];
68      wire c0 = sub_wire4;
69      wire locked = sub_wire5;
70
71      altpll altppll_component (
72          .areset (areset),
73          .inclk (sub_wire1),
74          .clk (sub_wire3),
75          .locked (sub_wire5),
76          .activeclock (),
77          .clkbad (),
78          .clkena ({6{1'b1}}),
79          .clkloss (),
80          .clkswitch (1'b0),
81          .configupdate (1'b0),
82          .enable0 (),
83          .enable1 (),
84          .extclk (),
85          .extclkena ({4{1'b1}}),
86          .fbin (1'b1),
87          .fbmimicbidir (),
88          .fbout (),
89          .fref (),
90          .icdrclk (),
91          .pfdena (1'b1),
92          .phasecounterselect ({4{1'b1}}),
93          .phasedone (),
94          .phasestep (1'b1),
95          .phaseupdown (1'b1),
96          .pllena (1'b1),
97          .scanaclr (1'b0),
98          .scanclk (1'b0),
99          .scanclena (1'b1),
100         .scandata (1'b0),
101         .scandataout ())

```

```

102     .scandone (),
103     .scanread (1'b0),
104     .scanwrite (1'b0),
105     .sclkout0 (),
106     .sclkout1 (),
107     .vcooverrange (),
108     .vcounderrange ());
109
110 defparam
111     altpll_component.bandwidth_type = "AUTO",
112     altpll_component.clk0_divide_by = 2,
113     altpll_component.clk0_duty_cycle = 50,
114     altpll_component.clk0_multiply_by = 1,
115     altpll_component.clk0_phase_shift = "0",
116     altpll_component.compensate_clock = "CLK0",
117     altpll_component.inclk0_input_frequency = 20000,
118     altpll_component.intended_device_family = "Cyclone IV E",
119     altpll_component.lpm_hint = "CBX_MODULE_PREFIX=pll_25mhz",
120     altpll_component.lpm_type = "altpll",
121     altpll_component.operation_mode = "NORMAL",
122     altpll_component pll_type = "AUTO",
123     altpll_component.port_activeclock = "PORT_UNUSED",
124     altpll_component.port_areset = "PORT_USED",
125     altpll_component.port_clkbad0 = "PORT_UNUSED",
126     altpll_component.port_clkbad1 = "PORT_UNUSED",
127     altpll_component.port_clkloss = "PORT_UNUSED",
128     altpll_component.port_clkswitch = "PORT_UNUSED",
129     altpll_component.port_configupdate = "PORT_UNUSED",
130     altpll_component.port_fbin = "PORT_UNUSED",
131     altpll_component.port_inclk0 = "PORT_USED",
132     altpll_component.port_inclk1 = "PORT_UNUSED",
133     altpll_component.port_locked = "PORT_USED",
134     altpll_component.port_pfdena = "PORT_UNUSED",
135     altpll_component.port_phasecounterselect = "PORT_UNUSED",
136     altpll_component.port_phasedone = "PORT_UNUSED",
137     altpll_component.port_phasestep = "PORT_UNUSED",
138     altpll_component.port_phaseupdown = "PORT_UNUSED",
139     altpll_component.port_pllena = "PORT_UNUSED",
140     altpll_component.port_scanaclr = "PORT_UNUSED",
141     altpll_component.port_scanclk = "PORT_UNUSED",
142     altpll_component.port_scankena = "PORT_UNUSED",
143     altpll_component.port_scandata = "PORT_UNUSED",
144     altpll_component.port_scandataout = "PORT_UNUSED",
145     altpll_component.port_scandone = "PORT_UNUSED",
146     altpll_component.port_scanread = "PORT_UNUSED",
147     altpll_component.port_scanwrite = "PORT_UNUSED",
148     altpll_component.port_clk0 = "PORT_USED",
149     altpll_component.port_clk1 = "PORT_UNUSED",
150     altpll_component.port_clk2 = "PORT_UNUSED",
151     altpll_component.port_clk3 = "PORT_UNUSED",
152     altpll_component.port_clk4 = "PORT_UNUSED",
153     altpll_component.port_clk5 = "PORT_UNUSED",

```

```

153     altpll_component.port_clkena0 = "PORT_UNUSED",
154     altpll_component.port_clkena1 = "PORT_UNUSED",
155     altpll_component.port_clkena2 = "PORT_UNUSED",
156     altpll_component.port_clkena3 = "PORT_UNUSED",
157     altpll_component.port_clkena4 = "PORT_UNUSED",
158     altpll_component.port_clkena5 = "PORT_UNUSED",
159     altpll_component.port_extclk0 = "PORT_UNUSED",
160     altpll_component.port_extclk1 = "PORT_UNUSED",
161     altpll_component.port_extclk2 = "PORT_UNUSED",
162     altpll_component.port_extclk3 = "PORT_UNUSED",
163     altpll_component.self_reset_on_loss_lock = "OFF",
164     altpll_component.width_clock = 5;
165
166
167 endmodule
168
169 // =====
170 // CNX file retrieval info
171 // =====
172 // Retrieval info: PRIVATE: ACTIVECLK_CHECK STRING "0"
173 // Retrieval info: PRIVATE: BANDWIDTH STRING "1.000"
174 // Retrieval info: PRIVATE: BANDWIDTH_FEATURE_ENABLED STRING "1"
175 // Retrieval info: PRIVATE: BANDWIDTH_FREQ_UNIT STRING "MHz"
176 // Retrieval info: PRIVATE: BANDWIDTH_PRESET STRING "Low"
177 // Retrieval info: PRIVATE: BANDWIDTH_USE_AUTO STRING "1"
178 // Retrieval info: PRIVATE: BANDWIDTH_USE_PRESET STRING "0"
179 // Retrieval info: PRIVATE: CLKBAD_SWITCHOVER_CHECK STRING "0"
180 // Retrieval info: PRIVATE: CLKLOSS_CHECK STRING "0"
181 // Retrieval info: PRIVATE: CLKSWITCH_CHECK STRING "0"
182 // Retrieval info: PRIVATE: CNX_NO_COMPENSATE_RADIO STRING "0"
183 // Retrieval info: PRIVATE: CREATE_CLKBAD_CHECK STRING "0"
184 // Retrieval info: PRIVATE: CREATE_INCLK1_CHECK STRING "0"
185 // Retrieval info: PRIVATE: CUR_DEDICATED_CLK STRING "c0"
186 // Retrieval info: PRIVATE: CUR_FBIN_CLK STRING "c0"
187 // Retrieval info: PRIVATE: DEVICE_SPEED_GRADE STRING "Any"
188 // Retrieval info: PRIVATE: DIV_FACTORO NUMERIC "1"
189 // Retrieval info: PRIVATE: DUTY_CYCLEO STRING "50.00000000"
190 // Retrieval info: PRIVATE: EFF_OUTPUT_FREQ_VALUEO STRING "25.000000"
191 // Retrieval info: PRIVATE: EXPLICIT_SWITCHOVER_COUNTER STRING "0"
192 // Retrieval info: PRIVATE: EXT_FEEDBACK_RADIO STRING "0"
193 // Retrieval info: PRIVATE: GLOCKED_COUNTER_EDIT_CHANGED STRING "1"
194 // Retrieval info: PRIVATE: GLOCKED_FEATURE_ENABLED STRING "0"
195 // Retrieval info: PRIVATE: GLOCKED_MODE_CHECK STRING "0"
196 // Retrieval info: PRIVATE: GLOCK_COUNTER_EDIT NUMERIC "1048575"
197 // Retrieval info: PRIVATE: HAS_MANUAL_SWITCHOVER STRING "1"
198 // Retrieval info: PRIVATE: INCLK0_FREQ_EDIT STRING "50.000"
199 // Retrieval info: PRIVATE: INCLK0_FREQ_UNIT_COMBO STRING "MHz"
200 // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT STRING "100.000"
201 // Retrieval info: PRIVATE: INCLK1_FREQ_EDIT_CHANGED STRING "1"
202 // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_CHANGED STRING "1"
203 // Retrieval info: PRIVATE: INCLK1_FREQ_UNIT_COMBO STRING "MHz"

```

```

204 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
205 // Retrieval info: PRIVATE: INT_FEEDBACK__MODE_RADIO STRING "1"
206 // Retrieval info: PRIVATE: LOCKED_OUTPUT_CHECK STRING "1"
207 // Retrieval info: PRIVATE: LONG_SCAN_RADIO STRING "1"
208 // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE STRING "Not Available"
209 // Retrieval info: PRIVATE: LVDS_MODE_DATA_RATE_DIRTY NUMERIC "0"
210 // Retrieval info: PRIVATE: LVDS_PHASE_SHIFT_UNITO STRING "deg"
211 // Retrieval info: PRIVATE: MIG_DEVICE_SPEED_GRADE STRING "Any"
212 // Retrieval info: PRIVATE: MIRROR_CLKO STRING "0"
213 // Retrieval info: PRIVATE: MULT_FACTORO NUMERIC "1"
214 // Retrieval info: PRIVATE: NORMAL_MODE_RADIO STRING "1"
215 // Retrieval info: PRIVATE: OUTPUT_FREQO STRING "25.00000000"
216 // Retrieval info: PRIVATE: OUTPUT_FREQ_MODEO STRING "1"
217 // Retrieval info: PRIVATE: OUTPUT_FREQ_UNITO STRING "MHz"
218 // Retrieval info: PRIVATE: PHASE_RECONFIG_FEATURE_ENABLED STRING "1"
219 // Retrieval info: PRIVATE: PHASE_RECONFIG_INPUTS_CHECK STRING "0"
220 // Retrieval info: PRIVATE: PHASE_SHIFTO STRING "0.00000000"
221 // Retrieval info: PRIVATE: PHASE_SHIFT_STEP_ENABLED_CHECK STRING "0"
222 // Retrieval info: PRIVATE: PHASE_SHIFT_UNITO STRING "deg"
223 // Retrieval info: PRIVATE: PLL_ADVANCED_PARAM_CHECK STRING "0"
224 // Retrieval info: PRIVATE: PLL_ARESET_CHECK STRING "1"
225 // Retrieval info: PRIVATE: PLL_AUTOPLL_CHECK NUMERIC "1"
226 // Retrieval info: PRIVATE: PLL_ENHPLL_CHECK NUMERIC "0"
227 // Retrieval info: PRIVATE: PLL_FASTPLL_CHECK NUMERIC "0"
228 // Retrieval info: PRIVATE: PLL_FBMIMIC_CHECK STRING "0"
229 // Retrieval info: PRIVATE: PLL_LVDS_PLL_CHECK NUMERIC "0"
230 // Retrieval info: PRIVATE: PLL_PFDENA_CHECK STRING "0"
231 // Retrieval info: PRIVATE: PLL_TARGET_HARCOPY_CHECK NUMERIC "0"
232 // Retrieval info: PRIVATE: PRIMARY_CLK_COMBO STRING "inclk0"
233 // Retrieval info: PRIVATE: RECONFIG_FILE STRING "pll_25mhz.mif"
234 // Retrieval info: PRIVATE: SACN_INPUTS_CHECK STRING "0"
235 // Retrieval info: PRIVATE: SCAN FEATURE_ENABLED STRING "1"
236 // Retrieval info: PRIVATE: SELF_RESET_LOCK_LOSS STRING "0"
237 // Retrieval info: PRIVATE: SHORT_SCAN_RADIO STRING "0"
238 // Retrieval info: PRIVATE: SPREAD_FEATURE_ENABLED STRING "0"
239 // Retrieval info: PRIVATE: SPREAD_FREQ STRING "50.000"
240 // Retrieval info: PRIVATE: SPREAD_FREQ_UNIT STRING "KHz"
241 // Retrieval info: PRIVATE: SPREAD_PERCENT STRING "0.500"
242 // Retrieval info: PRIVATE: SPREAD_USE STRING "0"
243 // Retrieval info: PRIVATE: SRC_SYNCH_COMP_RADIO STRING "0"
244 // Retrieval info: PRIVATE: STICKY_CLKO STRING "1"
245 // Retrieval info: PRIVATE: SWITCHOVER_COUNT_EDIT NUMERIC "1"
246 // Retrieval info: PRIVATE: SWITCHOVER_FEATURE_ENABLED STRING "1"
247 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
248 // Retrieval info: PRIVATE: USE_CLKO STRING "1"
249 // Retrieval info: PRIVATE: USE_CLKENAO STRING "0"
250 // Retrieval info: PRIVATE: USE_MIL_SPEED_GRADE NUMERIC "0"
251 // Retrieval info: PRIVATE: ZERO_DELAY_RADIO STRING "0"
252 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
253 // Retrieval info: CONSTANT: BANDWIDTH_TYPE STRING "AUTO"
254 // Retrieval info: CONSTANT: CLKO_DIVIDE_BY NUMERIC "2"

```

```

255 // Retrieval info: CONSTANT: CLK0_DUTY_CYCLE NUMERIC "50"
256 // Retrieval info: CONSTANT: CLK0_MULTIPLY_BY NUMERIC "1"
257 // Retrieval info: CONSTANT: CLK0_PHASE_SHIFT STRING "0"
258 // Retrieval info: CONSTANT: COMPENSATE_CLOCK STRING "CLK0"
259 // Retrieval info: CONSTANT: INCLK0_INPUT_FREQUENCY NUMERIC "20000"
260 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
261 // Retrieval info: CONSTANT: LPM_TYPE STRING "altpll"
262 // Retrieval info: CONSTANT: OPERATION_MODE STRING "NORMAL"
263 // Retrieval info: CONSTANT: PLL_TYPE STRING "AUTO"
264 // Retrieval info: CONSTANT: PORT_ACTIVECLOCK STRING "PORT_UNUSED"
265 // Retrieval info: CONSTANT: PORT_ARESET STRING "PORT_USED"
266 // Retrieval info: CONSTANT: PORT_CLKBADO STRING "PORT_UNUSED"
267 // Retrieval info: CONSTANT: PORT_CLKBAD1 STRING "PORT_UNUSED"
268 // Retrieval info: CONSTANT: PORT_CLKLOSS STRING "PORT_UNUSED"
269 // Retrieval info: CONSTANT: PORT_CLKSWITCH STRING "PORT_UNUSED"
270 // Retrieval info: CONSTANT: PORT_CONFIGUPDATE STRING "PORT_UNUSED"
271 // Retrieval info: CONSTANT: PORT_FBIN STRING "PORT_UNUSED"
272 // Retrieval info: CONSTANT: PORT_INCLK0 STRING "PORT_USED"
273 // Retrieval info: CONSTANT: PORT_INCLK1 STRING "PORT_UNUSED"
274 // Retrieval info: CONSTANT: PORT_LOCKED STRING "PORT_USED"
275 // Retrieval info: CONSTANT: PORT_PFDENA STRING "PORT_UNUSED"
276 // Retrieval info: CONSTANT: PORT_PHASECOUNTERSELECT STRING "PORT_UNUSED"
277 // Retrieval info: CONSTANT: PORT_PHASEDONE STRING "PORT_UNUSED"
278 // Retrieval info: CONSTANT: PORT_PHASESTEP STRING "PORT_UNUSED"
279 // Retrieval info: CONSTANT: PORT_PHASEUPDOWN STRING "PORT_UNUSED"
280 // Retrieval info: CONSTANT: PORT_PLLENA STRING "PORT_UNUSED"
281 // Retrieval info: CONSTANT: PORT_SCANACLR STRING "PORT_UNUSED"
282 // Retrieval info: CONSTANT: PORT_SCANCLK STRING "PORT_UNUSED"
283 // Retrieval info: CONSTANT: PORT_SCANCLKENA STRING "PORT_UNUSED"
284 // Retrieval info: CONSTANT: PORT_SCANDATA STRING "PORT_UNUSED"
285 // Retrieval info: CONSTANT: PORT_SCANDATAOUT STRING "PORT_UNUSED"
286 // Retrieval info: CONSTANT: PORT_SCANDONE STRING "PORT_UNUSED"
287 // Retrieval info: CONSTANT: PORT_SCANREAD STRING "PORT_UNUSED"
288 // Retrieval info: CONSTANT: PORT_SCANWRITE STRING "PORT_UNUSED"
289 // Retrieval info: CONSTANT: PORT_clk0 STRING "PORT_USED"
290 // Retrieval info: CONSTANT: PORT_clk1 STRING "PORT_UNUSED"
291 // Retrieval info: CONSTANT: PORT_clk2 STRING "PORT_UNUSED"
292 // Retrieval info: CONSTANT: PORT_clk3 STRING "PORT_UNUSED"
293 // Retrieval info: CONSTANT: PORT_clk4 STRING "PORT_UNUSED"
294 // Retrieval info: CONSTANT: PORT_clk5 STRING "PORT_UNUSED"
295 // Retrieval info: CONSTANT: PORT_clkena0 STRING "PORT_UNUSED"
296 // Retrieval info: CONSTANT: PORT_clkena1 STRING "PORT_UNUSED"
297 // Retrieval info: CONSTANT: PORT_clkena2 STRING "PORT_UNUSED"
298 // Retrieval info: CONSTANT: PORT_clkena3 STRING "PORT_UNUSED"
299 // Retrieval info: CONSTANT: PORT_clkena4 STRING "PORT_UNUSED"
300 // Retrieval info: CONSTANT: PORT_clkena5 STRING "PORT_UNUSED"
301 // Retrieval info: CONSTANT: PORT_extclk0 STRING "PORT_UNUSED"
302 // Retrieval info: CONSTANT: PORT_extclk1 STRING "PORT_UNUSED"
303 // Retrieval info: CONSTANT: PORT_extclk2 STRING "PORT_UNUSED"
304 // Retrieval info: CONSTANT: PORT_extclk3 STRING "PORT_UNUSED"
305 // Retrieval info: CONSTANT: SELF_RESET_ON_LOSS_LOCK STRING "OFF"

```

```

306 // Retrieval info: CONSTANT: WIDTH_CLOCK NUMERIC "5"
307 // Retrieval info: USED_PORT: @clk 0 0 5 0 OUTPUT_CLK_EXT VCC "@clk[4..0]"
308 // Retrieval info: USED_PORT: areset 0 0 0 0 INPUT GND "areset"
309 // Retrieval info: USED_PORT: c0 0 0 0 0 OUTPUT_CLK_EXT VCC "c0"
310 // Retrieval info: USED_PORT: inclk0 0 0 0 0 INPUT_CLK_EXT GND "inclk0"
311 // Retrieval info: USED_PORT: locked 0 0 0 0 OUTPUT GND "locked"
312 // Retrieval info: CONNECT: @areset 0 0 0 0 areset 0 0 0 0
313 // Retrieval info: CONNECT: @inclk 0 0 1 1 GND 0 0 0 0
314 // Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0 0 0 0 0
315 // Retrieval info: CONNECT: c0 0 0 0 0 @clk 0 0 1 0
316 // Retrieval info: CONNECT: locked 0 0 0 0 @locked 0 0 0 0
317 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.v TRUE
318 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.ppf TRUE
319 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.inc FALSE
320 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.cmp FALSE
321 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz.bsf FALSE
322 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz_inst.v FALSE
323 // Retrieval info: GEN_FILE: TYPE_NORMAL pll_25mhz_bb.v TRUE
324 // Retrieval info: LIB_FILE: altera_mf
325 // Retrieval info: CBX_MODULE_PREFIX: ON

```

1.8.10 Splitter

```
1 //File name : splitter_2.v
2
3 module splitter_2 #(parameter bit_width=1) (in,d_out,i_out,enable,selector);
4
5 input [bit_width-1:0] in;
6 input enable;
7 input selector; // [D or I]
8 output reg [bit_width-1:0] d_out,i_out;
9
10 parameter DIRECT_TO_D=0;
11 parameter DIRECT_TO_I=1;
12
13 always @(in,selector,enable)
14   if (enable==1)
15     begin
16       case(selector)
17         DIRECT_TO_D:
18           begin
19             d_out<=in;
20             i_out<=1;
21           end
22         DIRECT_TO_I:
23           begin
24             i_out<=in;
25             d_out<=1;
26           end
27         default:
28           begin
29             i_out<=1;
30             d_out<=1;
31           end
32         endcase
33     end
34   else
35     begin
36       d_out<=1;
37       i_out<=1;
38     end
39 endmodule
```

1.8.11 Two Way Mux

```
1 //File name : two_way_mux.v
2 //A two input multiplexer
3
4 // megafunction wizard: %LPM_MUX%
5 // GENERATION: STANDARD
6 // VERSION: WM1.0
7 // MODULE: LPM_MUX
8
9 // =====
10 // File Name: two_way_mux.v
11 // Megafunction Name(s):
12 //      LPM_MUX
13 //
14 // Simulation Library Files(s):
15 //      lpm
16 // =====
17 // ****
18 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
19 //
20 // 15.0.0 Build 145 04/22/2015 SJ Full Version
21 // ****
22
23
24 //Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
25 //Your use of Altera Corporation's design tools, logic functions
26 //and other software and tools, and its AMPP partner logic
27 //functions, and any output files from any of the foregoing
28 //(including device programming or simulation files), and any
29 //associated documentation or information are expressly subject
30 //to the terms and conditions of the Altera Program License
31 //Subscription Agreement, the Altera Quartus II License Agreement,
32 //the Altera MegaCore Function License Agreement, or other
33 //applicable license agreement, including, without limitation,
34 //that your use is for the sole purpose of programming logic
35 //devices manufactured by Altera and sold by Altera or its
36 //authorized distributors. Please refer to the applicable
37 //agreement for further details.
38
39
40 // synopsys translate_off
41 `timescale 1 ps / 1 ps
42 // synopsys translate_on
43 module two_way_mux (
44     data0,
45     data1,
46     sel,
47     result);
48
49     input    data0;
50     input    data1;
```

```

51    input      sel;
52    output     result;
53
54    wire [0:0] sub_wire5;
55    wire sub_wire2 = data1;
56    wire sub_wire0 = data0;
57    wire [1:0] sub_wire1 = {sub_wire2, sub_wire0};
58    wire sub_wire3 = sel;
59    wire sub_wire4 = sub_wire3;
60    wire [0:0] sub_wire6 = sub_wire5[0:0];
61    wire result = sub_wire6;
62
63 lpm_mux LPM_MUX_component (
64     .data (sub_wire1),
65     .sel (sub_wire4),
66     .result (sub_wire5)
67     // synopsys translate_off
68     ,
69     .aclr (),
70     .clken (),
71     .clock ()
72     // synopsys translate_on
73 );
74
75 defparam
76     LPM_MUX_component.lpm_size = 2,
77     LPM_MUX_component.lpm_type = "LPM_MUX",
78     LPM_MUX_component.lpm_width = 1,
79     LPM_MUX_component.lpm_widths = 1;
80
81 endmodule
82
83 // =====
84 // CNX file retrieval info
85 // =====
86 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
87 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
88 // Retrieval info: PRIVATE: new_diagram STRING "1"
89 // Retrieval info: LIBRARY: lpm lpm.lpm_components.all
90 // Retrieval info: CONSTANT: LPM_SIZE NUMERIC "2"
91 // Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
92 // Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "1"
93 // Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "1"
94 // Retrieval info: USED_PORT: data0 0 0 0 0 INPUT NODEFVAL "data0"
95 // Retrieval info: USED_PORT: data1 0 0 0 0 INPUT NODEFVAL "data1"
96 // Retrieval info: USED_PORT: result 0 0 0 0 OUTPUT NODEFVAL "result"
97 // Retrieval info: USED_PORT: sel 0 0 0 0 INPUT NODEFVAL "sel"
98 // Retrieval info: CONNECT: @data 0 0 1 0 data0 0 0 0 0
99 // Retrieval info: CONNECT: @data 0 0 1 1 data1 0 0 0 0
100 // Retrieval info: CONNECT: @sel 0 0 1 0 sel 0 0 0 0
101 // Retrieval info: CONNECT: result 0 0 0 0 @result 0 0 1 0

```

```
102 // Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.v TRUE
103 // Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.inc FALSE
104 // Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.cmp FALSE
105 // Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux.bsf FALSE
106 // Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux_inst.v FALSE
107 // Retrieval info: GEN_FILE: TYPE_NORMAL two_way_mux_bb.v TRUE
108 // Retrieval info: LIB_FILE: lpm
```

1.9 Definition Files

1.9.1 Keyword Definitions

```
1 //File name : define.v
2 //This contains the numbers assigned for the parameters used in
3 //the modules mentioned.
4
5 // Control Signals
6 // use
7
8
9 // [ACI_decoder] To write from A-bus to registers' cin
10
11 `define aci_none      5'b00000
12 `define aci_AC        5'b00001
13 `define aci_MDDR      5'b00010
14 `define aci_K0        5'b00100
15 `define aci_K1        5'b01000
16 `define aci_G         5'b10000
17 `define aci_all       5'b11111
18
19 // [AWM_mux] To write from registers to A-bus (A mux selection bits)
20
21 `define awm_AC        3'd0
22 `define awm_MDDR      3'd1
23 `define awm_K0        3'd2
24 `define awm_K1        3'd3
25 `define awm_G0        3'd4
26 `define awm_G1        3'd5
27 `define awm_G2        3'd6
28 `define awm_MIDR      3'd7
29
30 // [INC_decoder] inc signals for registers
31
32 `define inc_none      3'd0
33 `define inc_ADR        3'd1
34 `define inc_ART        3'd2
35 `define inc_ARG        3'd3
36 `define inc_AWT        3'd4
37 `define inc_AWG        3'd5
38 `define inc_AC         3'd6
39 `define inc_MDAR      3'd7
40
41 // [DEC_decoder] dec signals for registers
42
43 `define dec_none      3'd0
44 `define dec_ADR        3'd1
45 `define dec_ART        3'd2
46 `define dec_ARG        3'd3
47 `define dec_AWT        3'd4
48 `define dec_AWG        3'd5
```

```

49 `define dec_AC          3'd6
50 `define dec_Mdar        3'd7
51
52 // [ALU] ALU selection bits
53
54 `define alu_none        3'd0
55 `define alu_add         3'd1
56 `define alu_sub         3'd2
57 `define alu_div         3'd3
58 `define alu_mul         3'd4
59
60
61 // [ADR_maker] Selection bits for ADR_maker
62
63 `define adr_none        4'd0
64 `define adr_matrix_r    4'd1
65 `define adr_matrix_w    4'd2
66 `define adr_last8       4'd3
67 `define adr_mid8        4'd4
68 `define adr_first2      4'd5
69 `define adr_to_mdar     4'd6
70 `define adr_to_ar        4'd7
71 `define adr_to_aw        4'd8
72 `define adr_to_ar_ref   4'd9
73
74 // [JMP_encoder] Jump signals
75
76
77 `define jmp_none         4'd0
78 `define jmp_jump         4'd1
79 `define jmp_jmpz        4'd2
80 `define jmp_jpnz        4'd3
81 `define jmp_jzt          4'd4
82 `define jmp_jnrg        4'd5
83 `define jmp_jnrt        4'd6
84 `define jmp_jnk0        4'd7
85 `define jmp_jnk1        4'd8
86
87 // [OPR_decoder] To give operations controls
88
89 `define opr_none         3'd0
90 `define opr_aci_awm     3'd1
91 `define opr_awm          3'd2
92 `define opr_inc          3'd3
93 `define opr_pc           3'd4
94 `define opr_RST          3'd5
95 `define opr_dec          3'd6
96
97 // [RST_decoder] To give reset controls
98
99 `define rst_none         3'd0

```

```

100  `define rst_ART      3'd1
101  `define rst_ARG      3'd2
102  `define rst_AWT      3'd3
103  `define rst_AWG      3'd4
104  `define rst_MDAR     3'd5
105  `define rst_all      3'd6
106
107 //memory signals
108
109 `define mem_none       3'b000
110 `define mem_dm_write   3'b100
111 `define mem_maddr_m_ci 3'b010
112 `define mem_midr_m_ci  3'b001
113
114 //parameter router
115
116 `define prm_none       2'd0
117 `define prm_jmp        2'd1
118 `define prm_addr       2'd2
119 `define prm_add_sub    2'd3

```

1.9.2 Opcode Definitions

```
1 //File name : opcode_define.v
2 //This module contains the values assigned to the parameters
3 //in the state machine's STATES.
4
5 // Opcodes and their binary values
6 `define END 0
7 `define NOOP 16
8 `define FETCH 1
9 `define FETCH_2 2
10 `define FETCH_3 3
11 `define LODK 48
12 `define LODK_2 49
13 `define LADD 64
14 `define LADD_2 65
15 `define LADD_3 66
16 `define LADD_4 67
17 `define LADD_5 68
18 `define LADD_6 69
19 `define LADD_7 70
20 `define LOAD 80
21 `define LOAD_2 81
22 `define LOAD_3 82
23 `define STAC 96
24 `define COPY 112
25 `define COPY_2 113
26 `define RSET 128
27 `define RSET_2 129
28 `define JUMP 144
29 `define JUMP_2 145
30 `define INCR 160
31 `define INCR_2 161
32 `define DECR 176
33 `define DECR_2 177
34 `define ADD 192
35 `define SUBT 208
36 `define DIV 224
37 `define DIV_2 225
38 `define MUL 32
39 `define MUL_2 33
40 `define TOGL 240
```

Chapter 2

MATLAB Codes

2.1 Transmission and Reception

```
1 clc,clear all,close all;
2 %% ======DEFINE SERIAL=====
3
4 fpga = serial('COM17');
5 fpga.InputBufferSize = 10000000;
6 fpga.OutputBufferSize = 10000000;
7 fpga.BaudRate = 115200;
8
9 %% ======LOAD INSTRUCTIONS=====
10 option_1=questdlg('Load Instructions ?');
11 ins_list = {    'div4ds',...
12                 'DIVdownsample',...
13                 'downBy3',...
14                 'downBy5',...
15                 'bilinear_upsample',...
16                 'NN_upsample',...
17                 'GaussianSmoothing',...
18                 'EdgeDetectVert',...
19                 'Custom_filter',...
20                 'PrimeFinder',...
21                 'Fibonacci_Sequence',...
22                 'Pascal_triangle',...
23                 'factorial'};
24
25 ins_display_list = {'Downsample by 2 : Fast',...
26                     'Downsample by 2 : Initial',...
27                     'Downsample by 3',...
28                     'Downsample by 5',...
29                     'Upsample : Bilinear Interpolation',...
30                     'Upsample : Near Neighbour Interpolation',...
31                     'Gaussian Smoothing',...
32                     'Edge Detector',...
33                     'Custom Filter',...
34                     'Prime Finder',...
35                     'Fibonacci Sequence',...
36                     'Pascal Triangle',...
```

```

37         'Factorial'});
38
39 if(strcmp(option_1,'Yes'))
40     [indx,tf] =
41         listdlg('ListString',ins_display_list,'SelectionMode','single','Name','Algorithms',
42             180], 'PromptString','Select an Algorithm');
43 if (tf==1)
44     binary_file=sprintf('D:\\\\downsampling_processor_fpga\\\\Finalized
45         Projects\\\\Project_Final_Auto\\\\Compiler
46         3.0\\\\bin_%s.txt',char(ins_list(indx)));
47 file=fopen(binary_file);
48 [instructions ins_amount]=fscanf(file,'%i');
49 ins_array=zeros(1,256);
50 ins_array(1:ins_amount)=instructions;
51 ins_array=uint8(ins_array);
52 fclose(file);
53 fprintf('Loading instructions to IRAM.\n');
54 pause(1);

55
56
57
58
59
60
61
62
63
64
65 %% =====LOAD DATA=====
66
67
68 if(indx<10)
69     option_2=questdlg('Select the type of image to
70         use.' , '' , 'RGB' , 'Grayscale' , 'Cancel' , 'Grayscale');
71
72 if(isempty(option_2) | strcmp(option_2,'Cancel'))
73     fprintf('\nProgram Terminated.\n');
74     return ;
75 end
76 im_list = {      'iron-man-3',...
77                 'Team',...
78                 'Landscape',...
79                 'Puppy',...
80                 'Flower',...
81                 'Group',...
82                 'Waterfall',...
83                 'iron-man-3-256'};
```

```

83
84 im_display_list = {'Iron Man 512x512',...
85             'Team',...
86             'Landscape',...
87             'Labrador Puppy',...
88             'Flower',...
89             'Group',...
90             'Waterfall',...
91             'Iron Man 256x256'};
92 [im_indx,tf] =
93     ↳ listdlg('ListString',im_display_list,'SelectionMode','single','Name','Images','List',...
94     ↳ 150], 'PromptString','Select an Image');
95 if (tf==1)
96     image_file=sprintf('%s.png',char(im_list(im_indx)));
97 else
98     image_file=sprintf('iron-man-3.png');
99 end
100 im_in = imread(image_file);           %change image name here
101
102
103 if(strcmp(option_2,'Grayscale')| indx==8)
104     if(size(im_in,3) == 3)
105         im_in = rgb2gray(im_in);           %convert to grayscale
106     end
107 end
108 iter=size(im_in,3);                  %number of iterations
109     ↳ to send
110 imwrite(im_in,'D:\downsampling_processor_fpga\Finalized Projects\Project...
111     ↳ Final_Auto\Processor output\Im_in.png');
112 clc;
113 if(indx~=8)
114     for i=1:iter
115         clc;
116         fprintf('Transmitting Image layer %i into DRAM.....\n',i);
117         im_array = im_in(:,:,i); %select layer to send.
118         im_array = im_array(:);
119         im_array = uint8(im_array);
120
121         fclose(instrfind);
122         fopen(fpga);
123         fpga.Timeout = 30;
124         % fclose(instrfind)
125         clc;
126         fprintf('Image layer %i loaded. \n\nWaiting to be processed.\n',i)
127         clc;
128         if(indx==1 | indx==2)
129             wait_time=10;

```

```

130         elseif(idx==3 | idx==4)
131             wait_time=8;
132         else
133             wait_time=30;
134         end
135         fprintf('Receiving processed Image layer %i.\n',i);
136     %
137     %
138         fclose(instrfind);
139         fopen(fpga);
140         fpga.Timeout = wait_time;           % Timeout period in
141         % seconds (10 for div by 4 else 30)
142
143         im_received = fread(fpga);
144         fclose(instrfind);
145         clc;
146         fprintf('Received Image layer %i.\n',i);
147
148         received_size = ceil(sqrt(numel(im_received)));
149         im_out(:,:,i)=reshape(im_received,[received_size,received_size]);
150         pause(1.5);
151         clc;
152
153     end
154         fprintf('\nReceived full Image.\n',i);
155         im_out=uint8(im_out);
156
157     %
158         figure('NumberTitle', 'off', 'Name', 'Image
159         % in'),imshow(im_in),title(sprintf('Original Image. (Size : 512 x 512)'));%
160         %
161         figure('NumberTitle', 'off', 'Name', 'Image
162         % out'),imshow(im_out),title(sprintf('Processed Image. (Size : %i x
163         %i)',received_size,received_size));
164
165         figure('NumberTitle', 'off', 'Name', 'Image
166         % in'),imshow(im_in),title(sprintf('Original Image. (Size : 512 x
167         % 512)'),'FontSize',8);
168         figure('NumberTitle', 'off', 'Name', 'Image
169         % out'),imshow(im_out),title([ins_display_list(idx),sprintf(
170         % (Size : %i x %i)',received_size,received_size)],'FontSize',8);
171
172         imwrite(im_out,'D:\downsampling_processor_fpga\Finalized Projects\Project
173         % Final_Auto\Processor output\Im_out.png');
174
175     else
176         for i=1:2
177             clc;
178             fprintf('Phase %i.\n Transmitting Image into DRAM.....\n',i);
179             im_array = im_in(:);
180             im_array = uint8(im_array);
181
182             fclose(instrfind);
183             fopen(fpga);
184             fpga.Timeout = 30;
185             fwrite(fpga,im_array);
186
187             % fclose(instrfind)
188             clc;

```

```

172     fprintf('Phase %i.\n\nImage loaded. \n\nWaiting to be processed.\n',i)
173     clc;
174
175 %         fclose(instrfind);
176 %         fopen(fpga);
177 fpga.Timeout = 30;                      % Timeout period in seconds (10
178     ↵ for div by 4 else 30)
179     fprintf('Phase %i.\n\nReceiving processed Image.\n',i);
180     im_received = fread(fpga);
181     fclose(instrfind);
182     clc;
183     fprintf('Phase %i.\n\nReceived Image.\n',i);
184
185     received_size = ceil(sqrt(numel(im_received)));
186     im_out(:,:,i)=reshape(im_received,[received_size,received_size]);
187     pause(1.5);
188     clc;
189 end
190 fprintf('\nReceived full Image.\n',i);
191 im_out=im_out.^2;
192 im_out=sqrt(sum(im_out,3));
193 im_out=uint8(im_out);
194 figure('NumberTitle', 'off', 'Name', 'Image
195     ↵ in'),imshow(im_in),title('Original Image','FontSize',8);
196 figure('NumberTitle', 'off', 'Name', 'Image
197     ↵ out'),imshow(im_out),title('Edge detection','FontSize',8);
198 imwrite(im_out,'D:\downsampling_processor_fpga\Finalized Projects\Project
199     ↵ Final_Auto\Processor output\Im_out.png');
200 end
201
202 %Prime Finder
203
204 elseif(indx==10)
205     fprintf('Writing dummy data.....\n');
206     fclose(instrfind);
207     fopen(fpga);
208     fpga.Timeout = 30;
209     ↵ fwrite(fpga,randi(255,512*512,1));
210     fwrite(fpga,zeros(512*512,1));
211     ↵ fclose(instrfind)
212     clc;
213     fprintf('Receiving processed Data.....\n');
214     ↵ fclose(instrfind);
215     ↵ fopen(fpga);
216     fpga.Timeout = 5;                      % Timeout period in seconds (10 for div
217     ↵ by 4 else 30)
218     im_received = fread(fpga);
219     fclose(instrfind);
220     clc;
221     fprintf('Received Data.\n\n');
222     pause(1);

```

```

218 Memory_Index=[0:numel(im_received)-1]';
219 Data = im_received(:);
220 T=table(Memory_Index,Data);
221 figure('NumberTitle', 'off', 'Name', 'Prime Numbers')
222 uitable('Data',T{:, :}, 'ColumnName', {'Memory Location', 'Data'}, ...
223 'RowName', T.Properties.RowNames, 'Units', 'Normalized', 'Position', [0, 0,
224 ↳ 1, 1]);
225 %Pascal Triangle
226
227 elseif(indx==12)
228 fprintf('Resetting DRAM.....\n');
229 fclose(instrfind);
230 fopen(fpga);
231 fpga.Timeout = 30;
232 fwrite(fpga,zeros(512*512,1));
233 %      fclose(instrfind)
234 clc;
235 fprintf('Receiving Pascal Triangle Coefficients.....\n');
236 %      fclose(instrfind);
237 %      fopen(fpga);
238 fpga.Timeout = 4;                                % Timeout period in seconds (10 for div
239 ↳ by 4 else 30)
240 im_received = fread(fpga);
241 fclose(instrfind);
242 clc;
243 fprintf('Received Data.\n\n');
244 pause(1);
245 pascal=['Pascal Triangle \n\n'];
246 im_out=reshape(im_received,23,11);
247 im_out=im_out';
248 for i=1:11
249     for j=1:23
250         if(im_out(i,j)==0)
251             pascal=[pascal, ' '];
252         else
253             pascal=[pascal,int2str(im_out(i,j))];
254         end
255     end
256     pascal=[pascal, '\n'];
257 end
258 fprintf(pascal);
259
260 %Fibonacci
261
262 elseif(indx==11)
263     fprintf('Writing dummy data.....\n');
264     fclose(instrfind);
265     fopen(fpga);
266     fpga.Timeout = 30;
267     fwrite(fpga,randi(255,512*512,1));

```

```

267 %      fclose(instrfind)
268 clc;
269 fprintf('Receiving Fibonacci Sequence.....\n');
270 %      fclose(instrfind);
271 %      fopen(fpga);
272 fpga.Timeout = 4;                                % Timeout period in seconds (10 for div
273     ↵ by 4 else 30)
273 im_received = fread(fpga);
274 fclose(instrfind);
275 clc;
276 fprintf('Received Data.\n\n');
277 pause(1);
278 Memory_Index=[0:numel(im_received)-1]';
279 Data = im_received();
280 T=table(Memory_Index,Data);
281 figure('NumberTitle', 'off', 'Name', 'Fibonacci Series')
282 uitable('Data',T{:, :}, 'ColumnName', {'Memory Location', 'Data'}, ...
283 'RowName', T.Properties.RowNames, 'Units', 'Normalized', 'Position', [0, 0,
284     ↵ 1, 1]);
285 %Factorial
286
287 elseif (indx==13)
288     fprintf('Writing dummy data.....\n');
289 fclose(instrfind);
290 fopen(fpga);
291 fpga.Timeout = 30;
292 fwrite(fpga,randi(255,512*512,1));
293 %      fclose(instrfind)
294 clc;
295 fprintf('Receiving Factorial Sequence.....\n');
296 %      fclose(instrfind);
297 %      fopen(fpga);
298 fpga.Timeout = 4;                                % Timeout period in seconds (10 for div
299     ↵ by 4 else 30)
300 im_received = fread(fpga);
301 fclose(instrfind);
302 clc;
303 fprintf('Received Data.\n\n');
304 pause(1);
305 Memory_Index=[0:numel(im_received)-1]';
306 Data = im_received();
307 T=table(Memory_Index,Data);
308 figure('NumberTitle', 'off', 'Name', 'Factorial Series')
309 uitable('Data',T{:, :}, 'ColumnName', {'Memory Location', 'Data'}, ...
310 'RowName', T.Properties.RowNames, 'Units', 'Normalized', 'Position', [0, 0,
311     ↵ 1, 1]);
311 end

```

2.2 Error Analysis

```
1 function SSD = error_analyse_sanke(im_in,im_out,factor);
2 im_in=double(im_in);
3 im_out=double(im_out);
4 ML_down_sampled=im_in;
5
6 for k=1:log2(factor) %factor x2,x4,x8
7     for j=1:2:511
8         for i=1:2:511
9
10             → ML_down_sampled((i+1)/2,(j+1)/2,:)=round((ML_down_sampled(i,j,:)+ML_down_sampled(i+1,j,:)+ML_down_sampled(i,j+1,:)+ML_down_sampled(i+1,j+1,:))/4);
11         end
12     end
13 [l w h]=size(im_out);
14 cropped=ML_down_sampled(1:l,1:w,:);
15 figure,imshow(uint8(cropped));
16 difference=abs(cropped-im_out);
17 max(difference);
18 difference_sqred=difference.^2;
19 SSD=sum(difference_sqred(:));
20 fprintf("\nSSD = %f\n",SSD);
21 % figure,heatmap(sum(difference,3)),title('Heat map');
22
23 end
```

Chapter 3

Python Codes

3.1 Compiler

```
1 # Filename: compile.py
2 # Compiler program
3 # Author: Aba
4
5 from read_isa import *
6 import binascii
7 import pandas as pd
8 import numpy as np
9 import os
10
11 def compile(fname):
12     isa, isa_dict = read_isa()
13
14
15     program_fName = fname
16     program_file = open(program_fName)
17
18     reg_inc = {'MDAR':0, 'ART':1, 'ARG':2, 'AWT':3, 'AWG':4, 'AC':5, 'KO':6,
19                ↳ 'K1':7}
20     reg_from = {'AC':0, 'MDDR':1, 'KO':2, 'K1':3,
21                 ↳ 'GO':4, 'G1':5, 'G2':6, 'MIDR':7}
22     reg_to = {'AC':0, 'MDDR':1, 'KO':2, 'K1':3,
23                 ↳ 'GO':4}
24
25     parameters = { 'LOAD':{ 'FROM_ADR':0, 'FROM_MAT':1},
26                     'LADD':{ 'TO_MDAR':6, 'TO_AR':7, 'TO_AW':8, 'TO_AR_REF':9,
27                               ↳ 'TO_AW_REF':10},
28                     'STAC':{ 'TO_ADR':0, 'TO_MAT':2},
29
30                     ↳ 'JUMP':{ 'J':1, 'Z_AC':2, 'NZ_AC':3, 'Z_TOG':4, 'NZ_ARG':5, 'NZ_ART':6, 'NZ_'
31
32     }
33
34     binary_name = 'binary.txt'
35     binary_txt = open(binary_name, "w")
36
37     lineNo = 0;
```

```

34     loop = []
35
36     last_opcode = ""
37
38     isError = False
39
40     program = []
41     program_binary = []
42
43     for line in program_file:
44
45         line = line.strip()
46
47         if(len(line) == 0):
48             continue;
49
50         if(line[0][0] == '$'):                      #loop reference
51             words = line.split()
52             loop[words[0][1:].upper()] = lineNo
53             del words[0]
54             line = ''.join(words)
55
56         if(len(line) == 0):
57             continue;
58
59         line = line.replace(' ', '').replace('\t', '')
60
61
62         if(line[0] == '#'):                         #comment
63             continue
64         words = line.split('#')
65
66         if(len(words) == 0):
67             continue
68
69         word = words[0].upper()                     #Word is operand or opcode
70             ↵ or opcode:parameter
71
72         if (word[0] == '['):                      #Operand
73             lineNo += 1
74             operand_type = isa['Op'][last_opcode]
75             word = word.replace('[', '').replace(']', '').strip()
76
77         if(operand_type == 'A'):
78             program_binary.append(word)
79             program.append(word)
80             continue
81
82         elif(operand_type == 'I'):
83             operands = word.replace(' ', '').split(',')

```

```

84         binary_operand = 0
85
86     if(len(operands) > 0 and operands[0] == 'ALL'):
87         program_binary.append(str(255))
88         program.append('ALL')
89         continue
90
91     for given_reg in operands:
92         if(given_reg in reg_inc):
93             binary_operand += 2**reg_inc[given_reg]
94         else:
95             print ('''Error: Word '%s' in line %s. Expected a
96                   register name which can be incremented,
97                   decremented or reset''' % (word, lineNo))
98             isError = True
99             break
100        if(isError):
101            break
102
103        program_binary.append(str(binary_operand))
104        program.append(word)
105        continue
106
107    elif(operand_type == 'K'):
108        if(word.isnumeric()):
109            if(int(word) < 256):
110                program_binary.append(word)
111                program.append(word)
112                continue
113                print ('''Error: Word '%s' in line %s. Expected a
114                      number < 256''' % (word, lineNo))
115                isError = True
116                break
117
118    elif(operand_type == 'RR'):
119        if(word in reg_from):
120            program_binary.append(str(reg_from[word]))
121            program.append(word)
122            continue
123        else:
124            print ('''Error: Word '%s' in line %s. Expected a
125                  register which can be read into A bus''' % (word,
126
127                  lineNo))
128            isError = True
129            break
130
131    elif(operand_type == 'RW'):
132
133        try:
134            if('>' in word):
135                operands = word.replace(' ', '').split('>')
136                from_reg = operands[0]

```

```

133         to_reg_list = operands[1].split(',')
134     elif('<- ' in word):
135         operands = word.replace(' ', '').split('<- ')
136         from_reg = operands[1]
137         to_reg_list = operands[0].split(',')
138     else:
139         print ("Invalid COPY operands in word '%s' in line
140             ↪ %s" % (word, lineNumber))
141         isError = True
142         break
143     except:
144         print ('''Error: Word '%s' in line %. At least two
145             ↪ registers should be specified''' % (word, lineNumber))
146         isError = True
147         break
148
149     to_reg_binary_sum = 0
150
151     if(to_reg_list == ['ALL']):
152         binary_operand = reg_from[from_reg]*32 + 31
153         program_binary.append(str(binary_operand))
154         program.append([from_reg, to_reg_list])
155         continue;
156
157     elif(from_reg in reg_from and len(to_reg_list) != 0):
158         try:
159             for to_reg in to_reg_list:
160                 to_reg_binary_sum += 2**reg_to[to_reg]
161         except:
162             print ('''Error: Word '%s' in line %. Expected a
163                 register which can be written into A bus
164                 and a register that can write into A bus''' %
165             ↪ (word, lineNumber))
166             isError = True
167             break
168
169         binary_operand = reg_from[from_reg]*32 + to_reg_binary_sum
170         program_binary.append(str(binary_operand))
171         program.append([from_reg, to_reg_list])
172         continue
173
174     else:
175         print ('''Error: Word '%s' in line %. Expected a
176                 register which can be written into A bus
177                 and a register that can write into A bus''' %
178             ↪ (word, lineNumber))
179         isError = True
180         break
181
182     elif(operand_type == '3A'):
183         addr = -1

```

```

180
181
182     if( ',' in word):
183         coords = word.split(',')
184
185     if(len(coords) == 2):
186         first_half = coords[0]
187         second_half = coords[1]
188
189         if(first_half.isnumeric and second_half.isnumeric):
190             first_half = int(first_half) % 512
191             second_half = int(second_half) % 512
192
193             addr = first_half * 512 + second_half
194
195     elif(word.isnumeric):
196         addr = int(word)
197
198     if(addr >= 0 and addr < 512*512 ):
199         first8 = int(addr/2**16)
200         remainder = addr % (2**16)
201
202         mid8 = int(remainder/2**8)
203         last8 = remainder % (2**8)
204
205         program_binary.extend([first8, mid8, last8])
206         program.append(addr)
207         program.append('—')
208         program.append('—')
209         lineno += 2
210         continue
211
212         print ('''Error: Word '%s' in line %s. Expected a
213                         number < 512*512''' % (word, lineno))
214         isError = True
215         break
216
217     word_split = word.split(':')
218
219     opcode = word_split[0]
220
221     if (opcode in isa_dict['BIN'].keys()):           #Opcode
222         lineno += 1
223         last_opcode = opcode;
224
225         param = '—'
226         param_binary = 0
227
228         if(len(word_split) > 1):
229             param = word_split[1]
230

```

```

231         if(param == '-'):
232             if    (opcode == 'LOAD'):
233                 param = 'FROM_MAT'
234             elif (opcode == 'STAC'):
235                 param = 'TO_MAT'
236             elif (opcode == 'LADD'):
237                 param = 'TO_MDR'
238
239         try:
240             if(opcode in ['ADD', 'SUBT']):
241                 param_binary = reg_from[param]
242             else:
243                 param_binary = parameters[opcode][param]
244         except:
245             print("Operand-Parameter mismatch in line %s, word %s with
246                  → operand %s, parametr %s"
247                  %(lineNo, word, opcode, param))
248             isError = True;
249             break;
250
251         opcode_binary = isa['BIN'][opcode]
252         output_binary = int(opcode_binary) + int(param_binary)
253
254         program_binary.append(output_binary)
255         program.append([opcode, param])
256         continue
257
258     if(isError == True):
259         print("Error Found in line %s in word '%s' " %(lineNo, word))
260
261     if(lineNo - 1 > 256):
262         print ("Error: Program is more than 256 bytes long. Cannot be stored
263               → in memory")
264         isError = True
265
266     for i in range(len(program_binary)):
267         word = program_binary[i]
268         if(type(word) == int ):
269             binary_txt.write(str(word) + '\n')
270         elif(word.isnumeric()):
271             binary_txt.write(word + '\n')
272         else:
273             if(word in loop.keys()):
274                 binary_txt.write(str(loop[word]) + '\n')
275                 program[i] = loop[word]
276             else:
277                 print ('''Error: loop reference not found
278                         for word '%s' in line %s''' % (word, i+1))
279             isError = True

```

```
280     program_file.close()
281     binary_txt.close()
282
283     binary_txt = open(binary_name, 'ab')           #To remove the last
284     ↪ newline
284     binary_txt.seek(-2, os.SEEK_END)
285     binary_txt.truncate()
286     binary_txt.close()
287
288     if(not isError):
289         print("Compilation Successful, with no errors\n")
290
291     return program
```

3.2 Simulator

```
1 # Filename : processor.py
2 # The Simulator Program
3 # Author : Aba
4
5 import cv2
6 from compile import compile
7 import numpy as np
8
9 im_in = cv2.imread('iron-man-31.png', cv2.IMREAD_GRAYSCALE)
10
11 d_mem = np.reshape(im_in, [512*512,], order = 'F').tolist()
12 #d_mem = np.zeros([512*512], dtype = np.uint8).tolist()
13
14 reg = {'PC': 0, 'MIDR': 0, 'MDAR': 0, 'MDDR': 0, 'ART': 0, 'ARG': 0
15     , 'AWT': 0, 'AWG': 0, 'AC': 0, 'KO': 0, 'K1': 0, 'GO': 0, 'G1': 0,
16     'G2': 0, 'Z': 0, 'ZT': 0, 'ZRG': 0, 'ZRT': 0, 'ZKO':0, 'ZK1':0
17     , 'ref_ART':0, 'ref_ARG':0, 'ref_AWT':0, 'ref_AWG':0
18     , 'ref_KO':0, 'ref_K1':0, 'f_KO':1, 'f_K1': 1}
19
20 reg_bits = {'PC': 8, 'MIDR': 8, 'MDAR': 18, 'MDDR': 8, 'ART': 9, 'ARG': 9
21     , 'AWT': 9, 'AWG': 9, 'Z': 0, 'ZT': 1, 'ZRG': 1, 'ZRT': 1
22     , 'AC': 12, 'KO': 8, 'K1': 8, 'GO': 8, 'G1': 8, 'G2': 8
23     , 'ref_ART':9, 'ref_ARG':9, 'ref_AWT':9, 'ref_AWG':9
24     , 'ref_KO':1, 'ref_K1':1, 'ZKO':1, 'ZK1':1}
25
26 no_of_breaks = []
27
28 def imshow(arg):
29     if(arg == 'in'):
30         cv2.imshow('Input Image', im_in)
31         cv2.waitKey(0)
32         cv2.destroyAllWindows()
33
34     elif(arg != 'both'):
35
36         im_out = np.transpose(np.reshape(np.array(d_mem, dtype = np.uint8),
37             arg))
38
39         cv2.imshow('Output Image', im_out)
40         cv2.waitKey(0)
41         cv2.destroyAllWindows()
42     else: #Print both
43         if(reg['ZT'] == 0):
44             last_address = reg['AWG'], reg['AWT']
45         else:
46             last_address = reg['AWT'], reg['AWG']
47
48         im_out = np.transpose(np.reshape(np.array(d_mem, dtype = np.uint8),
49             [512,512])[0:last_address[0],
50             0:last_address[1]])
```

```

49         #im_out = np.transpose(np.reshape(np.array(d_mem, dtype = np.uint8),
50         #→ [512,512]))
51
52         cv2.imshow('Input Image', im_in)
53         cv2.imshow('Output Image', im_out)
54         cv2.waitKey(0)
55         cv2.destroyAllWindows()
56
56 def INPC():
57     reg['PC'] = reg['PC'] + 1
58
59     if(reg['PC'] < len(i_mem)):
60         reg['MIDR'] = i_mem[reg['PC']]
61
62 def updateZ():
63     if(reg['AC'] == 0):
64         reg['Z'] = 1
65     else:
66         reg['Z'] = 0
67
68 def updateZRG():
69     if(reg['ARG'] == reg['ref_ARG']):
70         reg['ZRG'] = 1
71     else:
72         reg['ZRG'] = 0
73
74 def updateZRT():
75     if(reg['ART'] == reg['ref_ART']):
76         reg['ZRT'] = 1
77     else:
78         reg['ZRT'] = 0
79
80 def updateZKO():
81     if(reg['K0'] == reg['ref_K0']):
82         reg['ZKO'] = 1
83     else:
84         reg['ZKO'] = 0
85
86 def updateZK1():
87     if(reg['K1'] == reg['ref_K1']):
88         reg['ZK1'] = 1
89     else:
90         reg['ZK1'] = 0
91
92 def updateREG(reg_name):
93     maxVal = 2**reg_bits[reg_name]
94     reg[reg_name] = reg[reg_name] % maxVal
95
96 def TOGL():
97     if(reg['ZT'] == 0):
98         reg['ZT'] = 1

```

```

99     else:
100         reg['ZT'] = 0
101     INPC()
102
103 def LOAD():
104     if(param == 'FROM_ADR'):
105         pass
106     elif(param == 'FROM_MAT'):
107         if(reg['ZT'] == 0):
108             reg['MDAR'] = reg['ARG']*512 + reg['ART']
109         else:
110             reg['MDAR'] = reg['ART']*512 + reg['ARG']
111     else:
112         print("ERROR. Parameter mismatch in LOAD")
113
114     reg['MDDR'] = d_mem[int(reg['MDAR'])]
115     INPC()
116
117 def LADD():
118     INPC()
119     addr = reg['MIDR']
120     INPC()
121     INPC()
122     INPC()
123
124     first_half = int(addr/512)
125     second_half = addr % 512
126
127     if(param == 'TO_MDAR'):
128         reg['MDAR'] = addr
129     elif(param == 'TO_AR'):
130         if(reg['ZT'] == 0):
131             reg['ARG'] = first_half
132             reg['ART'] = second_half
133         else:
134             reg['ART'] = first_half
135             reg['ARG'] = second_half
136     elif(param == 'TO_AW'):
137         if(reg['ZT'] == 0):
138             reg['AWG'] = first_half
139             reg['AWT'] = second_half
140         else:
141             reg['AWT'] = first_half
142             reg['AWG'] = second_half
143     elif(param == 'TO_AR_REF'):
144         if(reg['ZT'] == 0):
145             reg['ref_ARG'] = first_half
146             reg['ref_ART'] = second_half
147         else:
148             reg['ref_ART'] = first_half
149             reg['ref_ARG'] = second_half

```

```

150     else:
151         print("Parameter error in LADD")
152
153     updateZRG();
154     updateZRT();
155
156 def LODK():
157     INPC()
158     reg['AC'] = int(reg['MIDR'])
159     INPC()
160
161     updateZ()
162
163 def STAC():
164     if(param == 'TO_ADR'):
165         pass
166     elif(param == 'TO_MAT'):
167         if(reg['ZT'] == 0):
168             reg['MDAR'] = reg['AWG']*512 + reg['AWT']
169         else:
170             reg['MDAR'] = reg['AWT']*512 + reg['AWG']
171     else:
172         print("ERROR. Parameter mismatch in STAC")
173
174     reg['MDDR'] = reg['AC']
175     updateREG('AC')
176     d_mem[int(reg['MDAR'])] = reg['MDDR']
177     INPC()
178
179 def COPY():
180     INPC()
181     operand = reg['MIDR']
182     INPC()
183
184     from_reg = operand[0]
185     to_reg_list = operand[1]
186
187     if(to_reg_list == ['ALL']):
188         for register in reg_bits.keys():
189             if(reg_bits[register] == 8 and register not in ['PC', 'MIDR']):
190                 reg[register] = reg[from_reg]
191
192                 updateREG(register)
193
194                 if(register == 'K0' and reg['f_K0'] == 1):
195                     reg['ref_K0'] = reg[from_reg]
196                     reg['f_K0'] = 0
197                     if(register == 'K1' and reg['f_K1'] == 1):
198                         reg['ref_K1'] = reg[from_reg]
199                         reg['f_K1'] = 0
200

```

```

201
202     else:
203         for to_reg in to_reg_list:
204             if(to_reg == 'G0'):
205                 reg['G2'] = reg['G1']
206                 reg['G1'] = reg['G0']
207                 reg['G0'] = int(reg[from_reg])
208                 updateREG('G0')
209             else:
210                 reg[to_reg] = reg[from_reg]
211                 updateREG(to_reg)
212
213             if(to_reg == 'K0' and reg['f_K0'] == 1):
214                 reg['ref_K0'] = reg[from_reg]
215                 reg['f_K0'] = 0
216             if(to_reg == 'K1' and reg['f_K1'] == 1):
217                 reg['ref_K1'] = reg[from_reg]
218                 reg['f_K1'] = 0
219
220
221 def JUMP():
222     INPC()
223     addr = int(reg['MIDR'])
224     INPC()
225
226     updateZ()
227     updateZRG()
228     updateZRT()
229     updateZKO()
230     updateZK1()
231
232     j      = (param == 'J')
233     j_ZAC = (param == 'Z_AC'      and reg['Z']      == 1)
234     j_NZAC = (param == 'NZ_AC'    and reg['Z']      == 0)
235     j_ZT  = (param == 'Z_TOG'    and reg['ZT']     == 1)
236     j_NZRT = (param == 'NZ_ART'  and reg['ZRT']    == 0)
237     j_NZRG = (param == 'NZ_ARG'  and reg['ZRG']    == 0)
238     j_NZKO = (param == 'NZ_KO'   and reg['ZKO']    == 0)
239     j_NZK1 = (param == 'NZ_K1'   and reg['ZK1']    == 0)
240
241     j_now = j or j_ZAC or j_NZAC or j_ZT or j_NZRT or j_NZRG or j_NZKO or
242     ↪   j_NZK1
243
244     if(j_now):
245         reg['PC'] = addr
246         reg['MIDR'] = d_mem[reg['PC']]
247
248 def INCR():
249     INPC()
250     operand = reg['MIDR']

```

```

251     INPC()
252     operands = operand.replace(' ', '').split(',')
253
254
255     for register in operands:
256         reg[register] = reg[register] + 1
257         updateREG(register)
258
259 def DECR():
260     INPC()
261     operand = reg['MIDR']
262     INPC()
263
264     operands = operand.replace(' ', '').split(',')
265
266     for register in operands:
267         reg[register] = reg[register] - 1
268         updateREG(register)
269
270 def RSET():
271     INPC()
272     operand = reg['MIDR']
273     INPC()
274
275     if(operand == 'ALL'):
276         for register in reg_bits.keys():
277             if(reg_bits[register] != 1 and register not in ['PC', 'MIDR']):
278                 reg[register] = 0
279                 updateREG(register)
280                 updateZ()
281                 updateZRG()
282                 updateZRT()
283                 reg['f_K0'] == 1
284                 reg['f_K1'] == 1
285
286     else:
287         operands = operand.replace(' ', '').split(',')
288         for register in operands:
289             reg[register] = 0
290
291         if(register == 'K0' or register == 'K1'):
292             reg['f_'+register] = 1
293
294 def ADD():
295     INPC()
296     reg['AC'] = reg['AC'] + reg[param]
297
298     updateREG('AC')
299
300 def SUBT():
301     INPC()

```

```

302     reg['AC'] = abs(reg['AC'] - reg[param])
303
304     updateREG('AC')
305
306
307     def DIV():
308         INPC()
309         operand = reg['MIDR']
310         INPC()
311
312         reg['AC'] = int(round(float(reg['AC']) / float(operand),0))
313
314         updateREG('AC')
315
316     def MUL():
317         INPC()
318         operand = reg['MIDR']
319         INPC()
320
321         reg['AC'] = reg['AC'] * int(operand)
322
323         updateREG('AC')
324
325     def NOOP():
326         INPC()
327
328     def END():
329         print('END reached')
330
331
332     instructions = {'TOGL': TOGL, 'LOAD': LOAD, 'LADD': LADD,
333                     'LODK' : LODK, 'STAC': STAC, 'JUMP' : JUMP, 'ADD': ADD,
334                     'INCR': INCR, 'DECR': DECR, 'DIV': DIV, 'MUL': MUL, 'SUBT':
335                     ← SUBT,
336                     'RSET': RSET, 'COPY': COPY, 'NOOP': NOOP, 'END':END}
337
338     clocks      = {'TOGL': 2, 'LOAD': 2, 'LADD': 9,
339                     'LODK' : 3, 'STAC': 2, 'JUMP' : 4, 'ADD': 2,
340                     'INCR': 3, 'DECR': 3, 'DIV': 3, 'MUL': 3, 'SUBT': 2,
341                     'RSET': 3, 'COPY': 3, 'NOOP': 2, 'END':1}
342
343     i_mem = ''
344     param = '';
345
346     total_ins = 0;
347     total_clocks = 3;
348
349     def process(fname, step = False, debug_compiler = False):
350
351         global reg, i_mem, param, d_mem, total_ins, total_clocks

```

```

352
353     i_mem = compile(fname + '.txt')
354     reg['MIDR'] = i_mem[0]
355     isError = False
356
357     while reg['PC'] < len(i_mem):
358         if(step):
359
360             for attribute, value in reg.items():
361                 print('{} : {}'.format(attribute, value))
362             x = input('Step at %i. Enter: CONTINUE, "s": STOP: IMSHOW --' %
363                     (reg['PC']))
364             print(d_mem[0:10])
365             if(x == 's'):
366                 break
367             elif(x == 'i'):
368                 imshow('both')
369             if(i_mem[reg['PC']] == 'END'):
370                 break
371
372             if(debug_compiler):
373                 opcode_str, param = i_mem[reg['PC']];
374                 opcode = instructions[opcode_str]
375
376                 opcode()
377
378             else:
379
380                 try:
381                     opcode_str, param = i_mem[reg['PC']];
382                     opcode = instructions[opcode_str]
383
384                     opcode()
385
386                     total_ins += 1;
387                     total_clocks += clocks[opcode_str]
388                 except:
389                     isError = True;
390                     print('Error at line: ', reg['PC'] + 1, i_mem[reg['PC']],
391                         → i_mem[reg['PC']-1])
392                     break
393
394             if(not isError):
395                 print('Simulation completed\n')
396                 try:
397                     print('Total Instructions: ', total_ins)
398                     print('Total Clocks: ', total_clocks)
399
400                     imshow('both')
401
# print(reg['AWG'], reg['AWT'])

```

```
402     except:
403         print('Error displaying image')
404 #print(d_mem[0:256])
```

3.3 Module to Parse Excel Sheet

```
1 # Filename : read_isa.py
2 # Module to Parse the Excel Sheet into a Dictionary
3 # Author : Aba
4
5 import pandas as pd
6 import numpy as np
7 import sys
8 sys.path.append('..')
9
10 file_name = 'Instruction Set.xlsx'
11
12 isa_file = pd.ExcelFile(file_name)
13
14 def read_isa():
15     isa_df = isa_file.parse('ISA')
16     isa_df = isa_df[isa_df['Op'].notnull()]
17     isa_df = isa_df[isa_df['BIN'].notnull()]
18     isa_df = isa_df.fillna(0)
19     isa_df = isa_df[['OPCODE', 'BIN', 'Op']]
20     isa_df = isa_df.set_index('OPCODE')
21     isa_df[['BIN']] = isa_df[['BIN']].astype(np.uint16)
22     isa_df[['BIN']] = isa_df[['BIN']].astype(np.str)
23
24     isa_dict = isa_df.to_dict()
25
26     return isa_df, isa_dict
27
28 def read_ins():
29     ins_df = isa_file.parse('u-ins')
30
31     ins_df = ins_df[ins_df['u-ins'].notnull()]
32     ins_df = ins_df.fillna(0)
33     ins_df = ins_df[['u-ins', 'N']]
34     ins_df = ins_df.set_index('u-ins')
35     ins_df[['N']] = ins_df[['N']].astype(np.uint16)
36     ins_df[['N']] = ins_df[['N']].astype(np.str)
37
38     ins_dict = ins_df.to_dict()
39
40     return ins_df, ins_dict
```

3.4 Module to Build Verilog File

```
1 # Filename : make_define.py
2 # Module to Create the Verilog File
3 # Author : Aba
4
5 from read_isa import *
6
7 def make_define():
8     ins_df, ins_dict = read_ins()
9
10    v_file = open('opcode_define.v', 'w')
11
12    v_file.write("// Opcodes and their binary values\n")
13
14    #opcodes = isa_dict['BIN'].keys()
15    u_ins = ins_dict['N'].keys()
16
17    for u_in in u_ins:
18        binary = ins_dict['N'][u_in]
19        v_file.write(`define `+ u_in.upper() + "\t" + str(binary) + '\n')
20
21    print("Opcode Define file updated successfully\n")
22    v_file.close();
```

3.5 User Interface

```
1 # Filename : program.py
2 # Main Compiler-Simulator program that provides User Interface
3 # Author : Aba
4
5 from compile import *
6 from processor import *
7 from make_define import *
8
9 print('''
10 -----
11 Greetings!
12
13 This program does the following actions for a program
14 written for the version 5.6 of the CART / ABRUTECH custom matrix-manipulating
15 processor.
16
17 1. Reading the ISA specified in Excel file
18 2. Generating Opcode_define Verilog file
19 3. Syntax-Checking your program written in human language
20 4. Compiling / Assembling your program into the binary text file
21 5. Simulating your program by executing the same exact steps of the processor
22
23 ''')
24
25 while(True):
26     fname = input('Input file name: ')
27     option = input('''Do you wish to simulate? [y/n]: ''')
28     try:
29         make_define()
30         if(fname[-4:] == '.txt'):
31             fname = fname[:-4]
32
33         if(fname == ''):
34             fname = 'div4ds'
35
36         if (option == 'y'):
37             option2 = input('Do you want to simulate step by step? [y/n]: ')
38             if(option2 == 'y'):
39                 process(fname, True)
40             else:
41                 process(fname)
42         else:
43             compile(fname + '.txt')
44
45     exit_option = input('''\nDo you wish to exit? [y/n]: ''')
46
47     if(exit_option == 'y'):
48         input('Thank you for evaluating our processor. Press enter to
        ↵    exit.')  

```

```
49         break
50
51     except FileNotFoundError:
52         print('The file you mentioned is not found in the compile directory.
53             ↪ Try again')
54     print('-----\n')
```