

AXI4-Stream Concat

Revision: v.1

Date: 28.10.2017 22:10



Table of Contents

IP Facts	3
Introduction	3
Features	
Overview	
Feature Summary	4
Licensing and Ordering Information	4
Product Specification	5
Performance	5
Resource Utilization	5
Port Description	5
Designing with the Core	6
Design Flow Steps	7
Customizing and Generating the Core	7
Core parameters	7
Constraining the Core	8
Required Constraints	8
Device, Package, and Speed Grade Selections	8
Clock Frequencies	8
Clock Management	8
Clock Placement	8
Banking	8
Transceiver Placement	8
I/O Standard and Placement	8
Simulation	9
Synthesis and Implementation	9
Example Design	10
Test Bench	11
Appx. A: Change History and Legal Notices	12
Document Change History	12
Legal Notices	12
Document Warranty	12
Limitation of Liability	12
Copyright Notice	
Technology Licenses	13
	12







Introduction

AXI4-Stream Concat core provides simple AXI4-Stream concat function.

Features

- Concat up to 3 AXI Streams
- Flexible AXI Stream data width
- 4 types of tvalid propagation

teCORE™ IP Facts Table				
Supported Device Family	Zynq® -7000, 7 Series			
Supported User Interfaces	AXI4-Stream			
Resources				
Special Features				
Provided with Core				
Design Files	VHDL Source Code			
Constraint Files	Not Provided			
Example Design	Not Provided			
Test Bench	Not Provided			
Simulation Model	Not Provided			
Supported S/W Dirver	Not Provided			
Tested Design Flows				
Design Entry	Vivado® Design Suite, IP Integrator			
Simulation	Vivado Simulator			
Synthesis	Vivado Synthesis			
Tested Hardware Platforms				
Support				
Provided by Trenz Electronic GmbH				

Overview

Feature Summary

Licensing and Ordering Information

This IP Core is released under OSI approved Open Source License, SPDX short identifier: BSD-3-Clause

Copyright 2016-2017 Trenz Electronic GmbH

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



Product Specification

Performance

Resource Utilization

Port Description

Signal Name	Direction	Description
s_axis_aclk	Input	System clock
s_axis_aresetn	Input	System reset (active low)
sa_axis_tready	Output	Slave A AXI4-Stream interface ready
sa_axis_tdata	Input	Slave A AXI4-Stream interface data
sa_axis_tvalid	Input	Slave A AXI4-Stream interface valid
sb_axis_tready	Output	Slave B AXI4-Stream interface ready
sb_axis_tdata	Input	Slave B AXI4-Stream interface data
sb_axis_tvalid	Input	Slave B AXI4-Stream interface valid
sc_axis_tready	Output	Slave C AXI4-Stream interface ready
sc_axis_tdata	Input	Slave C AXI4-Stream interface data
sc_axis_tvalid	Input	Slave C AXI4-Stream interface valid
m_axis_tready	Input	Master AXI4-Stream interface ready
m_axis_tdata	Output	Master AXI4-Stream interface data
m_axis_tvalid	Output	Master AXI4-Stream interface valid





Designing with the Core

Define input AXI4-Stream interfaces quantity width and tvalid type. Output AXI4-Stream interface data will contain concated data from selected interfaces.



Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the Vivado IP integrator can be found in the following Vivado Design Suite user guides:


- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- Vivado Design Suite User Guide: Designing with IP (UG896)
- Vivado Design Suite User Guide: Getting Started (UG910)

Customizing and Generating the Core

This section includes information about using Xilinx® tools to customize and generate the core in the Vivado Design Suite.

Core parameters

The re-customization dialogue is as follows:



AXI4-Stream Concat Revision: v.1

Number of ports:

Enter the number of input ports.

In0 ... InX width:

Enter the width of the corresponding input port.

Dout Width:

The width of the output port is calculated automatically, no need to enter anything.

Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

This section is not applicable for this IP core.

Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

Clock Frequencies

This section is not applicable for this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.



Simulation

This core does not support simulation.

Synthesis and Implementation

This section contains information about synthesis and implementation in the Vivado Design Suite. For details about synthesis and implementation, see the Vivado Design Suite User Guide:

• Designing with IP (UG896)





Example Design

There is no example Design for this IP core release.





Test Bench

There is no test bench for this IP core release.



Appx. A: Change History and Legal Notices

Document Change History

date	revision	authors	description
20xx-xx-xx	v.1	Name	initial release

Legal Notices

Document Warranty

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

Copyright Notice

This document is released under OSI approved Open Source License, SPDX short identifier: BSD-3-Clause

Copyright 2016-2017 Trenz Electronic GmbH

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.



3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.