

Q6)

→ Given: Merge sorting array of N elements (Iterative)
Each element is byte sized

Cache size = 1 KB

Cache line size = 64

Cache is fully associative

To find: Amount of cache misses

→ Cache lines ≈ 16 (Cache size / Cache line size)

Cache misses will occur only when 64 bytes are read or written (Every time). During a merge

During a merge operation, 2 cache lines will be used for sorted runs to be merged & 1 cache line for merged output.

∴ Cache misses can only occur when the sorted array itself is longer than the cache line size.

⇒ Cache misses every time over 64 bytes are read or written.

→ So when $n < \text{size of cache}$, the complete array can be loaded into cache at once.

∴ Misses only from merge function

$\approx \frac{\text{Total reads + writes}}{64 \text{ (cache line length)}}$

$$\text{Cache misses} = \frac{2N}{64} = \frac{N}{32}$$

(Iterative)

For the case where $n > \text{size of cache}$, all layers of merge sort, will have a capacity error.

$$\therefore \text{Cache misses} = \frac{\text{Total read+write}}{\text{Cache line size}} \quad (\text{No of iterations})$$

$$= \frac{2N}{64} \lceil \log_2 N \rceil$$

$$= N/32 \lceil \log_2 N \rceil$$

→ This is the case for iterative merge sort, as in it, the array is called every iteration & complete array is present.

For recursive, the complete array is not passed but rather the two arrays to merge are only passed.

⇒ When $n > \text{size of cache}$, hits due to size will only start to occur when the passed array has size $> \text{size of cache}$.

∴ For $n > \text{size of cache}$

$$\text{Cache misses} = \frac{\text{Total read+write}}{\text{Cache line size}} \quad \left(\begin{array}{l} \text{Iterations where} \\ \text{len(array)} > \text{size of (cache)} \end{array} \right)$$

$$= \frac{2N}{64} \left(\lceil \log_2 N \rceil - \lceil \log_2 \text{cache size} \rceil \right)$$

$$= \frac{N}{32} (\lceil \log_2 N \rceil - \lceil \log_2 2^{10} \rceil)$$

$$= \frac{N}{32} (\lceil \log_2 N \rceil - 10)$$

\therefore Cache misses :	Iterative	Recursive
$n > \text{Cache-size}$	$\frac{N}{32} (\lceil \log_2 N \rceil)$	$\frac{N}{32} (\lceil \log_2 N \rceil - 10)$
$n < \text{Cache-size}$	$\frac{N}{32}$	$\frac{N}{32}$

~~Modifying~~

Modifying Merge Sort

Tiling: Tiling is an idea, which is used in tiled mergesort which is also sometimes implemented by compilers & is memory efficient

The idea is to do a normal mergesort till the sizes are $B/2$ ($B \rightarrow$ no of keys per cache block, $C \rightarrow$ capacity of cache per block) and then return to base mergesort to complete the sorting of the entire array

normal mergesort \rightarrow iterative merge sort
base mergesort \rightarrow inplace sorting

Multi-Mergesort: This adds optimization for the second part of kiling - mergesort.

In this we replace the final $\lceil \log_2 N / (Bc/2) \rceil$ merge passes, with a single pass that merges all the pieces together at once.

This adds a lot of complications to the algorithm but has an excellent cache performance.