

Q5) Consider a memory organization in which cache & main memories are of size 1KB and 4GB respectively. Identify the tag, index & offset bits of the main memory address for the following

a) Fully associative cache organization

→ Cache block size = 64 bytes (Given in correction)

For Fully associative, the amount of cache lines

$$\text{are} = \frac{\text{Cache size}}{\text{Cache block size}}$$

$$= \frac{1\text{KB}}{64\text{B}} = \frac{1024}{64} = 16 \text{ cache lines}$$


As there is only 1 set, no bits will be part of index but will go to offset, tag.

∴ 32 bit address with 6 bit offset:

Offset : 6 bits

Tag : ~~22~~ 26 bits

Index : 0 bit



Tag offset

b) Directly mapped with cache line size of 64 bytes

→ Cache lines = $\frac{\text{Cache size}}{\text{Cache line size}} = 16 \text{ lines}$


2018/13003

For directly mapped, no of sets is equal to amount of cache lines.

$$\begin{aligned}\therefore \text{Amount of index bits required} &= \log_2 (\text{amount of sets}) \\ &= \log_2 16 \text{ bits} \\ &= 4 \text{ bits}\end{aligned}$$

$$\text{Offset} = 6 \text{ bits}$$

$$\begin{aligned}\Rightarrow \text{Tag bits} &= 32 - (\text{offset} + \text{index}) \\ &= 22 \text{ bits}\end{aligned}$$



c) 4-way set associative organization with cache line size 64 bytes

→ Cache is 4-way set associative
⇒ 4 sets

$$\therefore \text{Index} = \log_2 4 = 2$$

$$\begin{aligned}\therefore \text{Tag} &= -(\text{Offset} + \text{Index}) + 32 \\ &= 24\end{aligned}$$

