- Q3) Provide detailed description of Pipeline Control Logic in context of four control caes
 - The Pour control cases to be handled by pipeline control logic cre:
 - i) Load/Use Hozord
 - Pipeline stalls for one inctruction cycle between on instruction that reads value from memory & instruction that uses it.
 - The pipeline must stell until the ret instruction records writeback stage
 - iii) Mispredicted branch logic detects jump should not have been taken, several instructions at the branch would have started. These instructions must be concelled & fetching should begin at instruction hollowing jump.
 - iv) Exceptions
 - programmer visible state by leter instruction of execution once the excepting & instruction reaches write back.
 - ⇒ These on the Pour control cases that need to be handled in Pipe Control Logic.

Desired hadling

Load/Use hozord

Only moving a popy instructions reed date from memory. When either of these instructions are in execute stage or the instruction requiring destinction register is in decode stage.

Thold back the sucseeding instruction in its decode decode stage & inject a bubble into execute on the next cycle. After that forwarding logic will resolve the hezerd.

Implementation requires keeping registers F&D fixed, and injecting bubble into execute stage

Processing

For hadling of processing of ret instruction, the pipeline should stoll for 3 cycles till the return address is red & ret instruction passes through the memory stage.

Implementation requires control logic to inject bubble in the execute stage for three consecutive cycles.

Misinterpreted branches

If on incorrect brench is selected, it is done when imp is in decede execute stage. So injecting two bubbles into decode & execute stage would concel the two incorrectly Petched instructions

Implementation is some as the concept. injecting bubble in decode & execute stage.

Exception

In this, the implementation must match the desired ISA behaviour, with all previous instructions complete & none of the Pollowing instructions having my effect.

Cohen exception occurs, record information as part of instructions status & continue fething, decoding & executing instructions further.

As the exception of instruction of programmer - visible state by:

- i) Disabling the setting of condition codes by instructions in execute stage
- ii) Injecting bubbles into mannony stage to disable writing to date memory
- instruction, thus bringing pipeline to hoult.

Combination

Using above given concepts, individual hazards can be stopped, but combinations might not be handled

Exceptions are einclosed in an exception-hadling mechanism, so there is no need to hadle than in combinations.

The	combination	of	other	Horas	is	given	in	Good -
belo	iw.					J		Lich

Condition	F	0	E	M	W
_	5	5	U	0	N
Processing	5	5	Ь	\cap	n
locatuse hezord		5+5	Ь	0	0
Combination	5	515	L	0	0
Desired	5	5	Б	3.1	, ,

n - normal

b- bubble

5- 51-011

Using combinations like this, one can get the desired result.