Given: Merge sorting Chray of N elements (Itherative)

Each element is byte Sized

Cache size = 1 kB

Cache line size = 64

Cache is fully associative

To find: Amount of cache misses

- Coche lines = 16 (Coche size / Coche line size)

Coche misses will occur only when 64 bytes ore red or written (Era Every time). During a merge

During a merge operation, 2 cache lines will be used for sorted runs to be merged & I cache line for merged output.

- : Cache misses can only occur when the sorted array itself is longer than the cache line size.
 - => Coche misses every time over 64 bytes ore red or written.
- -> So when n < size of coche, the complete array can be loaded into coche at once.

... Misses only from merge function

= Total reads + writes

64 (cache line length)

(Iterative) = $\frac{2aN}{64} = \frac{N}{32}$

For the case where n> size of coche, all leyers of merge sort, will here a capacity emor.

- This is the case for iterative merge sort, as in it, the array is called every iteration & complete array is present.

For reconsite, the complete any is not passed but rather the two arrays to merge are only passed.

Schon no size of cache, hits due to size wills only start to occur when the passed array has size a size of cache

· For n> size of cooke

=
$$\frac{N}{32}$$
 ($\Gamma \log_2 N7 - \Gamma \log_2 2^{10}7$)

Prightson

Modifying Merge Sort

Tiling: Tiling is an idea, which is used in hiled mergesort which is also sometimes implemented by compilers & is memory efficient

The idea is to do a normal mergesort till the sizes are BC/2 (B-no of keys per acche block, and then return to base mergesort to complete the sorting of the entire array

normal mergesort - iterative merge sort base mergesort - inplace sorting Scanned with CamScanner

Multi-Mergesort: This colds ophimization for the second part of hilling - mergesort. In this we replace the final Flog Ny (BC/2) 7 merge posses, with a single pas that marges all the pieces logether et once.

> This edds a lot of complications to the agorithm but has an excellent cache performance.