(88)

- Code: int x[4] [128]:

int ii int som 20;

Por Li=0: i<128; ++i) [

Sum += x[0][i] * x[1][i] * x[3][i] * x[3][i];

Sizeof (int) = 4 Array x begin at memory address 0x0 & is stored in now-major order.

Coche is initially empty

Memory accesses are only to x, errything else in register.

Size of (x) = 4 128 size of (int) 2(4)²(128) 224/27) 22" 2248

a)

- Coche block size : 16 bytes Coche lines: $\frac{512}{14}$: 32

.. Index 0 - 0-15, 128-143, 256-271, 384-399 Index 1 - 16-31, 144-160, --

.. Memory access potern. 0, 128, 286, 384, 1, 129.

- 128 - cold misses

384 - conflict misses

: Sw coche misses

. Miss rete 100%

b) If coche is fully associative, then there are no conflict misses, only appearly ones

Addres (0, 128, 286, 384, ...
in miss

1-13, 129-3143, ...

>> There are 4 parallel channels, getting queried ... 4-way set associative cache is ideal >> Ophimal organization is 4-way parrallel.

- In column form, equivalent misses will be a
Address ecross: 0,1,...,51,

. Coche misses : 1/16 : 6.25%

- First is cold miss

Scanned with CamScanner