

# ANNA Programming Card

<i>Opcode</i>	<i>Op</i>	<i>Operands</i>	<i>Description</i>
0000	add	<i>Rd Rs<sub>1</sub>Rs<sub>2</sub></i>	Two's complement addition: $R(Rd) \leftarrow R(Rs_1) + R(Rs_2)$
0001	sub	<i>Rd Rs<sub>1</sub>Rs<sub>2</sub></i>	Two's complement subtraction: $R(Rd) \leftarrow R(Rs_1) - R(Rs_2)$
0010	and	<i>Rd Rs<sub>1</sub>Rs<sub>2</sub></i>	Bitwise and operation: $R(Rd) \leftarrow R(Rs_1) \& R(Rs_2)$
0011	or	<i>Rd Rs<sub>1</sub>Rs<sub>2</sub></i>	Bitwise or operation: $R(Rd) \leftarrow R(Rs_1)   R(Rs_2)$
0100	not	<i>Rd Rs<sub>1</sub></i>	Bitwise not operation: $R(Rd) \leftarrow \sim R(Rs_1)$
0101	shf	<i>Rd Rs<sub>1</sub>Imm6</i>	Bit shift. The contents of <i>Rs<sub>1</sub></i> are shifted left (if <i>Imm6</i> is positive) or right with zero extension (if <i>Imm6</i> is negative). The shift amount is $\text{abs}(Imm6)$ ; the result is stored in <i>R(Rd)</i> .
0110	l1i	<i>Rd Imm8</i>	The lower bits (7-0) of <i>Rd</i> are copied from <i>Imm8</i> . The upper bits (15-8) of <i>Rd</i> are equal to bit 7 of <i>Imm8</i> (sign extension).
0111	lui	<i>Rd Imm8</i>	The upper bits (15-8) of <i>Rd</i> are copied from <i>Imm8</i> . The lower bits (7-0) of <i>Rd</i> are unchanged.
1000	lw	<i>Rd Rs<sub>1</sub>Imm6</i>	Loads word from memory using the effective address computed by adding <i>Rs<sub>1</sub></i> with the signed immediate: $R(Rd) \leftarrow M[R(Rs_1) + Imm6]$
1001	sw	<i>Rd Rs<sub>1</sub>Imm6</i>	Stores word into memory using the effective address computed by adding <i>Rs<sub>1</sub></i> with the signed immediate: $M[R(Rs_1) + Imm6] \leftarrow R(Rd)$
1010	bez	<i>Rd Imm8</i>	Conditional branch – compares <i>Rd</i> to zero. If <i>Rd</i> is zero, then branch is taken with indirect target of $PC + 1 + Imm8$ as next PC. Immediate is a signed value.
1011	bgz	<i>Rd Imm8</i>	Conditional branch – compares <i>Rd</i> to zero. If <i>Rd</i> is greater than zero, then branch is taken with indirect target of $PC + 1 + Imm8$ as next PC. Immediate is a signed value.
1100	addi	<i>Rd Rs<sub>1</sub>Imm6</i>	Add immediate: $R(Rd) \leftarrow R(Rs_1) + Imm6$
1101	jalr	<i>Rd Rs<sub>1</sub></i>	Jumps to the address stored in register <i>Rd</i> and stores $PC + 1$ in register <i>Rs<sub>1</sub></i> .
1110	in	<i>Rd</i>	Input instruction: $R(Rd) \leftarrow \text{input}$
1111	out	<i>Rd</i>	Output instruction: $\text{output} \leftarrow R(Rd)$ . If <i>Rd</i> is <i>r0</i> , halts the processor.
Assembler Directives	.halt		Assemble directive that emits an <i>out</i> instruction (0xF000) that halts the processor.
	.fill	<i>Imm16</i>	Assembler directive that fills next memory location with the specified value. Immediate is a signed value.

## Registers

- Represented by fields  $Rd$ ,  $Rs_1$ , and  $Rs_2$ .
- A register can be any value from:  $r0, r1, r2, r3, r4, r5, r6, r7$ .
- Register  $r0$  is always zero. Writes to register  $r0$  are ignored.

## Immediates

- Represented by fields  $Imm6$ ,  $Imm8$ , and  $Imm16$ . The number refers to the size of the immediate in bits.
- Immediates are represented using decimal values, hexadecimal values, or labels. Hexadecimal values must start with ' $0x$ ' and labels must be preceded with ' $\&$ '.
- The immediate fields represent an unsigned value. The immediate field for `lui` is specified using a signed value but the sign is irrelevant as the eight bits are copied directly into the upper eight bits of the destination register.
- Labels refer to the address of the label. If a label is used in a branch, the proper PC-relative offset is computed and used as the immediate.

## Comments

- A comment begins with a pound sign '#' and continues until the following newline.

## Labels

- Label definitions consist of a string of letters, digits, and underscore characters followed by a colon. The colon is not part of the label name.
- A label definition must precede an instruction on the same line.
- A label may only be defined once in a program. Only one label is allowed per instruction. The instruction must appear on the same line as the label.

## Instruction Formats

Instructions adhere to one of the following three instruction formats:

R-type (add, sub, and, or, not, jalr, in, out)

15	12	11	9	8	6	5	3	2	0
Opcode		$Rd$		$Rs_1$		$Rs_2$		Unused	

I6-type (addi, shf, lw, sw)

15	12	11	9	8	6	5	0
Opcode		$Rd$		$Rs_1$		$Imm6$	

I8-type (lli, lui, bez, bgz)

15	12	11	9	8	7	0
Opcode		$Rd$		Unused	$Imm8$	