

## DEFAULT NO POPULATE PARTS

PAGE	REFERENCE	FUNCTION
2	R47	Disconnect internal LDO
3	R196 R198 C72 R148 R150 R151 R152	Optional pull up for TDI-3U Optional pull up for NRST-3U EMI absorbing Cap Optional pull up for TCKOUT Optional pull up for TRSTOUT and TRSTIN Optional pull up for TDIIN or TDIOUT Optional pull up for TMSOUT and TMSIN
4	R27 R178 R179 R208 R22 R23 C73 MN7	Optional pull up for serial flash NCS. Optional pull up for Upper bit of SRAM CS Optional pull up for lower bit of SRAM CS Optional jumper for PC14 to roll back to RevA Optional pull up for PA3 (SDA) Optional pull up for PA4 (SCL) EMI absorbing Cap SERIAL FLASH

## PIO MUXING

Two 512KB SRAM is assigned on SMC BUS, one is located on NCS0, and another one is located on NCS1

PIOA	USAGE	PIOA	USAGE	PIOB	USAGE	PIOC	USAGE	PIOC	USAGE
PA0	SMC_A17	PA16	J3.6	PB0	J2.3 default	PC0	SMC_D0	PC16	N/A
PA1	SMC_A18	PA17	J2.5	PB1	J2.4	PC1	SMC_D1	PC17	User LED D10
PA2	J3.7 default	PA18	J3.4 & SMC_A14	PB2	J1.3 & J4.3	PC2	SMC_D2	PC18	SMC_A0
PA3	J1.1 & J4.1	PA19	J3.4 optional & SMC_A15	PB3	J1.4 & J4.4	PC3	SMC_D3	PC19	SMC_A1
PA4	J1.2 & J4.2	PA20	J3.1 & SMC_A16	PB4	JTAG	PC4	SMC_D4	PC20	SMC_A2
PA5	User_button BP2	PA21	J2.6	PB5	JTAG	PC5	SMC_D5	PC21	SMC_A3
PA6	J3.7 optional	PA22	J2.1	PB6	JTAG	PC6	SMC_D6	PC22	SMC_A4
PA7	CLK_32K	PA23	J3.3	PB7	JTAG	PC7	SMC_D7	PC23	SMC_A5
PA8	CLK_32K	PA24	TSLIDR_SL_SNS	PB8	CLK_12M	PC8	SMC_NWE	PC24	SMC_A6
PA9	RX_UART0	PA25	TSLIDR_SL_SNSK	PB9	CLK_12M	PC9	Power on detect	PC25	SMC_A7
PA10	TX_UART0	PA26	TSLIDR_SM_SNS	PB10	USB_DDM	PC10	User LED D9	PC26	SMC_A8
PA11	J3.2 default	PA27	TSLIDR_SM_SNSK	PB11	USB_DDP	PC11	SMC_NRD	PC27	SMC_A9
PA12	MISO	PA28	TSLIDR_SR_SNS	PB12	ERASE	PC12	J2.2	PC28	SMC_A10
PA13	MOSI	PA29	TSLIDR_SR_SNSK	PB13	J2.3 optional	PC13	J2.7	PC29	SMC_A11
PA14	SPCK	PA30	J4.5	PB14	N/A	PC14	SMC_NCS0	PC30	SMC_A12
PA15	J3.5	PA31	J1.5			PC15	SMC_NSC1	PC31	SMC_A13


## JUMPER and SOLDERDROP

PAGE	REFERENCE	DEFAULT	FUNCTION
2	JP7	CLOSE	Power SAM4S16
4	JP15	OPEN	SAM4S16 ERASE


## TEST POINT

PAGE	REFERENCE	FUNCTION
2	TP7, TP8, TP9, TP10 TP13 TP14 TP15 TP22 TP29	GND VDDCORE-4S VDDCORE-3U VDDIN-3U Power Good of U5 Input of U6
3	TP1 TP2 TP3 TP4 TP5	SAM3U4 Erase  OB JLink Disable (low)
4	TP12 TP16 TP17 TP18 TP19 TP20 TP21 TP28	ADREF DBGU_RX DBGU_TX OB_JLINK_TDI OB_JLINK_TMS OB_JLINK_TCK OB_JLINK_TDO JTAGESEL


<b>ATMEL</b>									
ROUSSET									
SAM4S_LQFP100_XPLAINED									
Preface									
This document is a preliminary document and is subject to change without notice. All rights are reserved. All other trademarks are the property of their respective owners.									
B		SEC EDIT		RCR		2-MAR-12		XXX	
A		INT EDIT		RCR		23-FEB-12		XXX	
REV		MODIF.		DES.		DATE		REV.	
SCALE		1/1						SHEET	
								1/5	
								B	



### Common Power Section




## SAM3U Power Section





## SAM4S16 Power Section

GND TEST POINT (Throughhole) at four corners




GND TEST POINT (SMD) near to chips, diagonal









## Xplain Legacy Extension Boards Interface