

PROPOSAL ONLY: no PCB, no battery/charger/protection approval, no measured output current or source handover.


J4 = native XIAO 5V/VBUS SENSE ONLY. Never join it to J1/Waveshare or the separate charge-port VBUS.

J3 = XIAO BAT0 positive; J5 = XIAO GND. 2S raw battery NEVER connects to J3.

CE compares against U2 VIN: USB present forces switch OFF. Forward body diode remains IN -> OUT.

U1 EN tied to IN does NOT guarantee reverse protection. Startup overshoot and local capacitor discharge remain open.

R3 keeps LDO load above 10mA. C2 must remain $\geq 1\mu\text{F}$ effective. Thermal copper and all transients need validation.



vea.raceremote

Sheet: /

File: xiao-logic-power.kicad_sch

Title: XIAO logic supply – DC proposal, NOT qualified

Size: A3

Date: 2026-09-15

Rev: 0.1

KiCad E.D.A. 10.0.6

Id: 1/1