

PROPOSAL ONLY: no PCB, no battery/charger/protection approval, no measured output current or source handover.

No J4 / USB sense wire. Native XIAO 5V/VBUS and charge-port VBUS stay separate from this circuit.


J3 = XIAO BAT0 positive; J5 = XIAO GND. 2S raw battery NEVER connects to J3.

U2 EN tied locally to VDD. MAX40200 detects reverse bias internally; switching transient limits remain unproven.

U1 EN tied to IN does NOT guarantee reverse protection. Startup overshoot and local capacitor discharge remain open.

R3 keeps LDO load above 10mA; C2 $\geq$ 1 μ F, C3/C4 $\geq$ 0.33 μ F effective. Total OUT load capacitance $\leq$ 100 μ F.

Use SOT23-5 limits: 175mV max drop at 500mA / 3.3V test point. WLP headline values do not apply.



vea.raceremote

Sheet: /

File: xiao-logic-power.kicad_sch

Title: XIAO logic supply – automatic reverse blocking proposal

Size: A3

Date: 2026-09-15

Rev: 0.2

KiCad E.D.A. 10.0.6

Id: 1/1