# **Vulkan Syncronization Notes**

[https://github.com/KhronosGroup/Vulkan-Docs/wiki/Synchronization-Examples]

#### General

A 'vkCmdPipelineBarrier' covers all resources globally.

```
const VkMemoryBarrier mem_barrier = {
                  = VK_STRUCTURE_TYPE_MEMORY_BARRIER,
    .sType
                  = NULL,
    .pNext
    .srcAccessMask = VkAccessFlagBits,
    .dstAccessMask = VkAccessFlagBits,
};
const VkImageMemoryBarrier img_barrier = {
                        = VK_STRUCTURE_TYPE_IMAGE_MEMORY_BARRIER,
    .sType
    .pNext
                        = NULL.
    .srcAccessMask
                        = VkAccessFlagBits,
                        = VkAccessFlagBits,
    .dstAccessMask
                        = VkImageLayout,
    .oldLayout
    .newLayout
                        = VkImageLayout,
    .srcQueueFamilyIndex = (uint32_t)VK_QUEUE_FAMILY_IGNORED or a queue index,
    .dstQueueFamilyIndex = (uint32_t)VK_QUEUE_FAMILY_IGNORED or a queue index,
                        = VkImage,
    .image
    .subresourceRange = {
                       = VkImageAspectFlagBits,
        .aspectMask
        .baseMipLevel = uint32_t,
                    = uint32_t,
        .levelCount
        .baseArrayLayer = uint32_t,
        .layerCount
                       = uint32_t,
    }
};
const VkSubpassDependency sub_pass_dep = {
    .srcSubpass
                    = uint32_t,
    .dstSubpass
                    = uint32_t
    .srcStageMask
                    = VkPipelineStageFlagBits,
    .dstStageMask
                    = VkPipelineStageFlagBits,
    .srcAccessMask = VkAccessFlagBits,
    .dstAccessMask = VkAccessFlagBits,
    .dependencyFlags = VK_DEPENDENCY_BY_REGION_BIT,
};
'VK_DEPENDENCY_BY_REGION_BIT' means that you only read / write pixels you own in a single sa
```

This would not work if you had a blur shader that read outside of that area.

```
const VkBufferMemoryBarrier buf_mem_barrier = {
                          = VK_STRUCTURE_TYPE_BUFFER_MEMORY_BARRIER,
    .sType
    .pNext
                          = NULL,
                          = VkAccessFlagBits,
    .srcAccessMask
                          = VkAccessFlagBits,
    .dstAccessMask
    .srcQueueFamilyIndex = uint32_t,
    .dstQueueFamilyIndex = uint32_t,
    .buffer
                          = VkBuffer,
    .offset
                          = VkDeviceSize,
                          = VkDeviceSize,
    .size
};
```

## Compute -> Compute

#### Write -> Read

Using a "vkCmdPipelineBarrier" inbetween two 'vkCmdDispatch' protect against read after write.

'VK\_PIPELINE\_STAGE\_COMPUTE\_SHADER\_BIT' for both src and dst stage. 'VK\_ACCESS\_SHADER\_WRITE\_BIT' for srcAccessMask 'VK\_ACCESS\_SHADER\_READ\_BIT' for dstAccessMask

#### Read -> Write

A simpler execution dependency solves the write after read issue. 'vkCmd-PipelineBarrier' with no memory barrier.

### Compute -> Graphics

```
Write (C) -> Read (G)
```

Same as Compute -> Compute for this situation.

Write 
$$(C) \rightarrow Read(C) \rightarrow Read(C)$$

Nearly the same but adds more flags thus batching rather than using two barriers. Or the 'dstStageMask' and 'dstAccessMask' so that it includes both of the following ops.

## Image based writes and reads

Use 'VkImageMemoryBarrier' with a correct layout transition. This is only if the Draw wants to view it as an image other wise mem\_bariier is fine.

# Graphics -> Compute

Use a 'VkImageMemoryBarrier' with the correct stages and access masks. Super simple.

## Graphics -> Graphics

Use a 'VkSubpassDependency' if you can. "VkAttachmentDescription" does implicit layout transitions.

Otherwise use a 'VkImageMemoryBarrier'.

#### WAR Hazard

You would normally only need an execution dep but since you need a layout transition then you need an 'VkImageMemoryBarrier' with an empty 'srcAccess-Mask'.

## WAW Hazard (RP -> RP reusing the same depth buffer)

Always needs a memory dep. Needs use of 'VK\_SUBPASS\_EXTERNAL' because of the automatic transition. Use pipeline stages with the fragments tests as those use the depth buffer. .dependencyFlags should be 0.

## **Memory Transfer**

#### Staging buffer -> Device Local Memory

Start with a 'vkCmdCopyBuffer'. Then:

If the queue is unified a normal 'vkCmdPipelineBarrier' is fine.

Otherwise: A 'VkBufferMemoryBarrier' is needed. End and submit to the queue. (Must have a semaphore the gfx queue waints on) Begin commands Another 'VkBufferMemoryBarrier' with the correct dst Access. End cmd and submit to gfx queue.

Images have the same story except they can use 'VkImageMemory-Barrier' as they also have the family queue indices field. (unified uses: VK\_QUEUE\_FAMILY\_IGNORED)

## External Deps

Variables: \$first\_subpass\_that\_uses\_attachments: 0 \$last\_subpass\_that\_uses\_attachments : #num\_subpasses - 1 \$first\_need\_for\_layout: VK\_PIPELINE\_STAGE\_COLOR\_ATTACHMENT\_OUTPU \$last\_need\_for\_layout: VK\_PIPELINE\_STAGE\_COLOR\_ATTACHMENT\_OUTPUT\_BIT;

// When to do layout transitions: dependencies[0].srcSubpass = VK\_SUBPASS\_EXTERNAL; dependencies[0].dstSubpass =  $first_subpass_that_uses_attachments$ ; dependencies[0].srcStageMask = VK\_PIPELINE\_STAGE\_ALL\_COMMANDS\_BIT;

```
dependencies[0].dstStageMask
                       =
                            $first need for layout;
                                                  dependen-
cies[0].srcAccessMask = VK\_ACCESS\_MEMORY\_READ\_BIT; dependen-
cies[0].dstAccessMask = VK ACCESS COLOR ATTACHMENT READ BIT
   VK_ACCESS_COLOR_ATTACHMENT_WRITE_BIT;
                                                  dependen-
cies[0].dependencyFlags = VK DEPENDENCY BY REGION BIT;
dependencies[1].srcSubpass
                           $last subpass that uses attachments;
dependencies[1].dstSubpass = VK\_SUBPASS\_EXTERNAL; dependen-
cies[1].srcStageMask = $last need for layout; dependencies[1].dstStageMask =
VK_PIPELINE_STAGE_ALL_COMMANDS_BIT; dependencies[1].srcAccessMask
= VK ACCESS COLOR ATTACHMENT READ BIT | VK ACCESS COLOR ATTACHMENT WRIT
dependencies[1].dstAccessMask = VK_ACCESS_MEMORY_READ_BIT;
dependencies[1].dependencyFlags = VK_DEPENDENCY_BY_REGION_BIT;
                          --// // Required Layout Table for Access
from Shaders // // -
                                          --// // (1) Storage
Image // VK_IMAGE_LAYOUT_GENERAL // // (2) Sampled Image: //
VK_IMAGE_LAYOUT_DEPTH_READ_ONLY_STENCIL_ATTACHMENT_OPTIMAL
// VK_IMAGE_LAYOUT_DEPTH_ATTACHMENT_STENCIL_READ_ONLY_OPTIMAL
// VK_IMAGE_LAYOUT_DEPTH_STENCIL_READ_ONLY_OPTIMAL
    VK\_IMAGE\_LAYOUT\_SHADER\_READ\_ONLY\_OPTIMAL
VK_IMAGE_LAYOUT_GENERAL // // (3) Combined Image Sampler: //
VK IMAGE LAYOUT DEPTH READ ONLY STENCIL ATTACHMENT OPTIMAL
// VK_IMAGE_LAYOUT_DEPTH_ATTACHMENT_STENCIL_READ_ONLY_OPTIMAL
// VK_IMAGE_LAYOUT_DEPTH_STENCIL_READ_ONLY_OPTIMAL
    VK IMAGE LAYOUT SHADER READ ONLY OPTIMAL
VK_IMAGE_LAYOUT_GENERAL // // (4) Input Attachment:
VK_IMAGE_LAYOUT_DEPTH_READ_ONLY_STENCIL_ATTACHMENT_OPTIMAL
// VK_IMAGE_LAYOUT_DEPTH_ATTACHMENT_STENCIL_READ_ONLY_OPTIMAL
// VK_IMAGE_LAYOUT_DEPTH_STENCIL_READ_ONLY_OPTIMAL
    VK\_IMAGE\_LAYOUT\_SHADER\_READ\_ONLY\_OPTIMAL
VK IMAGE LAYOUT GENERAL
// https://www.khronos.org/registry/vulkan/specs/1.1-extensions/html/vkspec.html#synchronization-
access-types-supported
Access flag
                              Supported pipeline stages
VK_ACCESS_INDIRECT_COMMANDVREAPIPHBIINE_STAGE_DRAW_INDIRECT_BIT
VK_ACCESS_INDEX_READ_BIT
                              VK_PIPELINE_STAGE_VERTEX_INPUT_BIT
VK_ACCESS_VERTEX_ATTRIBUTE_WREAPIPBLINE_STAGE_VERTEX_INPUT_BIT
VK_ACCESS_UNIFORM_READ_BIT_VK_PIPELINE_STAGE_TASK_SHADER_BIT_NV,
                              VK_PIPELINE_STAGE_MESH_SHADER_BIT_NV,VK_PIPELI
                              VK_PIPELINE_STAGE_VERTEX_SHADER_BIT,
                              VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER
                              VK PIPELINE STAGE GEOMETRY SHADER BIT, VK PIPE
                              VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT
```

Access flag	Supported pipeline stages
VK_ACCESS_SHADER_READ_BIT	VK_PIPELINE_STAGE_TASK_SHADER_BIT_NV,
	$VK\_PIPELINE\_STAGE\_MESH\_SHADER\_BIT\_NV, VK\_PIPELING_NEST_NEST_NEST_NEST_NEST_NEST_NEST_NEST$
	VK_PIPELINE_STAGE_VERTEX_SHADER_BIT,VK_PIPELIN
	or
	VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT
VK_ACCESS_SHADER_WRITE_BIT	VK_PIPELINE_STAGE_TASK_SHADER_BIT_NV,
	VK_PIPELINE_STAGE_MESH_SHADER_BIT_NV,
	$\label{lem:cond_shader_bit_khr} VK\_PIPELINE\_STAGE\_RAY\_TRACING\_SHADER\_BIT\_KHR,$
	VK_PIPELINE_STAGE_VERTEX_SHADER_BIT,
	VK_PIPELINE_STAGE_TESSELLATION_CONTROL_SHADER
	VK_PIPELINE_STAGE_GEOMETRY_SHADER_BIT,VK_PIPE
	OT
THE ACCIDENCE AND ARRACTION OF THE PARTY.	VK_PIPELINE_STAGE_COMPUTE_SHADER_BIT
	IVIR EAIDEBINE STAGE COLOR ATTACHMENT OUTPUT BI
	IV.NV.HIIPELENE_STAGE_COLOR_ATTACHMENT_OUTPUT_BI
VK_ACCESS_DEPTH_STENCIL_ATT	TWENTELINE ASTABIE EARLY FRAGMENT TESTS BIT,
	or VK_PIPELINE_STAGE_LATE_FRAGMENT_TESTS_BIT
VK ACCESS DEPTH STENCIL ATT	CWICH PURPOSE IN THE STAGE LATE_FLAGMENT TESTS_BIT,
VIL_NOOLSS_BEITII_STENOIL_MT	or
	VK PIPELINE STAGE LATE FRAGMENT TESTS BIT
	IVK PIPELINE STAGE TRANSFER BIT
	NVK PIPELINE STAGE TRANSFER BIT
	VK_PIPELINE_STAGE_HOST_BIT
	VK PIPELINE STAGE HOST BIT
VK ACCESS MEMORY READ BIT	
VK_ACCESS_MEMORY_WRITE_BIT	Any
VK_ACCESS_COLOR_ATTACHMENT	T <u>VIREAIDENONCOMAGENCOBOR FAMI</u> TACHMENT_OUTPUT_BI
VK_ACCESS_COMMAND_PREPROC	ENSIS_RIPATD_INHITS_TNAGE_COMMAND_PREPROCESS_BIT_NV
	ESS_MRECENES_STANCE_COMMAND_PREPROCESS_BIT_NV
	<b>EXKN_O<u>IRREIANE B</u>ST_AGX</b> _TCONDITIONAL_RENDERING_BIT_E
	CYEK_RIPIAND_BYIE_SYNAGE_SHADING_RATE_IMAGE_BIT_NV
	A <b>VK_NIREIENB<u>IST</u>AXE</b> _TRANSFORM_FEEDBACK_BIT_EXT
	A <b>VK_@DUNINER_SWAGEE_IBIA</b> N <b>SEO</b> RM_FEEDBACK_BIT_EXT
	ACK_COUNTINER_STEACE_BURAWXINDIRECT_BIT
VK_ACCESS_ACCELERATION_STRU	JOH <u>URIPERIAMED SHIAIGIKHR</u> AY_TRACING_SHADER_BIT_KHR,
	or

VK\_PIPELINE\_STAGE\_ACCELERATION\_STRUCTURE\_BUIL VK\_ACCESS\_ACCELERATION\_STRUCTURE\_BUIL VK\_ACCESS\_FRAGMENT\_DENSITY\_VKAPIRHANE\_BSTAGEX\_FRAGMENT\_DENSITY\_PROCESS\_BI

5

# Vulkan Sync In English

There is no synchronization across different Command Buffers when submitted to the same Queue. The queue treats all Command Buffers submitted as one big linear list of commands. This has the implication that any synchronization performed in a single Command Buffer will be seen by all other submitted Command Buffers in the same Queue.

### Commands

- Commands should be treated as if they execute out-of-order if no explicit synchronization is performed. This includes across Command Buffers and calls to vkQueueSubmit.
- All commands go through a set of  $VK\_PIPELINE\_STAGEs$ , these pipeline states are what get synchronized rather than individual commands. All commands go through a TOP\_OF\_PIPE (GPU parsing the command) and BOTTOM\_OF\_PIPE stage (command is done working).

### **Execution Barriers**

#### **Pipeline Barriers**

These are created by the vkCmdPipelineBarrier function, splitting the command stream into two halves.

## References

Yet another blog explaining Vulkan synchronization