


REV	Description	Date
V1.0	First Release	2016-11-12


AX7020 Schematics





黑金ZYNQ硬件平台



Page Number	Description
Page01	Cover Page
Page02	Block Diagram
Page03	Zynq-7000 JTAG & Bank0
Page04	Zynq-7000 MIO Config
Page05	Zynq-7000 Bank13-34-35
Page06	Zynq-7000 Bank502
Page07	Zynq-7000 Power
Page08	DDR3
Page09	GPHY
Page10	USB OTG
Page11	FLASH, RTC, EEPROM
Page12	LED, KEY
Page13	UART, SD
Page14	HDMI
Page15	EXTEND IO
Page16	POWER





AX7020开发板































J28/J29 Connect: Host Mode
J28/J29 Not Connect: Slave/OTG Mode











The schematic diagram illustrates the USB-to-UART bridge circuit. It features a TXS0102DCU (U27) for level shifting between the 1.8V UART signals and the 3.3V USB signals. The CP2102-GM (U16) handles the USB-to-UART conversion. The circuit is powered by VCC1V8, VCC3V3, and VCC5V. Signal lines include UART_RX, UART_TX, and various USB pins (D+, D-, ID, GND). The J7 connector is used for the Mini USB connection.

FPGA 40 PIN External IO



MIO Connector

5V/2A AC Adapter



Power On Sequence:

1.0V -> 1.8V -> 1.5 V -> 3.3V -> VCCIO

