

Digital Design: Propagation delay calculation

Weijie Jiang, Ce Ma, Wim Dehaene

January 16, 2025

1 TSCP register




Figure 1: Transistor sizing $r=2$

As we are working with a complex gate, we opt for the approximation:

$$t_{pd} = t_{pd0} \cdot \left(p + \frac{g \cdot f}{\gamma}\right) = t_{pd0} \cdot d \quad (1)$$

- Relative setup time (ts): Delay from D to node X when CLK=0 (negative latch).

$$ts = t_{pd1} + t_{pd2} = t_{pd0} \cdot \left(2 + \frac{5}{3} \cdot 1\right) + t_{pd0} \cdot \left(2 + \frac{5}{3} \cdot \frac{4}{5}\right) = 7 \cdot t_{pd0} \quad (2)$$

- Relative propagation delay (tcq): Delay from X to node Q when CLK=1 (positive latch).

$$ts = t_{pd3} + t_{pd4} = t_{pd0} \cdot \left(2 + \frac{4}{3} \cdot 1\right) + t_{pd0} \cdot \left(2 + \frac{4}{3} \cdot 3\right) = 9.3 \cdot t_{pd0} \quad (3)$$

Note that in this gate, p acquires a value between 1 and 2. In this solution, we choose $p = 2$.

2 SRAM design

In SRAMs normally the cells will be inactive, so the main problem will be leakage. Therefore, we will choose a high V_T , designing for lower power. Now, based on the requirements, conditions for all transistors can be derived using the transistor parameters in table 1 and 2.

2.1 Writable (Critical Write logical '0')

In this case, node q is logical '1' (and consequently node $qbar$ is logical '0'). Additionally, word line (WL) is logical '1', and bit line (BL) is logical '0'.

In the absolute worst-case condition, the node $qbar$ is still logical '0' and the node of interest, q , is already pulled down to $V_{DD}/8$. Now, to sustain critical reading, the PMOS pull-up current needs to be smaller (or equal) than the NMOS access sinking current. For each transistor:

- PMOS:
 - $V_{GS} = V_{DD} = 1V > 0.515 = V_T \rightarrow$ transistor is on
 - $V_{DS} = 7/8V > 0.358 = V_{Dsat} \rightarrow$ saturation
 - $V_{GS} = 1.3V > 0.561 = V_T \rightarrow$ transistor is on
 - $V_{DS} = 1/8V_{DD} = 0.125V < 0.290 = V_{Dsat} \rightarrow$ linear

```

> ## solve write equations
# pull up current equation(sat)
I2 := Kp*Wlp*((VDD-abs(Vtp))*Vdsatp - (Vdsatp^2)/2)*(1 + (lambdap*VDD)/4);
# access current equation(lin)
I1 := Kn*Wln2*((VWL-Vtn)*Vq - (Vq^2)/2);
                                I2 := 51.48756000 Wlp
                                I1 := 78.64312500
> solve(I1 = I2, Wlp)
                                1.527419924

```

2.2 Readable (Critical Read logical '0')

In this case, node q is logical '0', the BL is precharged with logical '1' and the WL is logical '1'. At the beginning of the read cycle, a large current rushes into the NMOS access transistor and cannot immediately be sunk by the NMOS pull-down transistor. This increases the voltage on node q . The voltage on node q is required to be less than $V_{DD}/8$.

In the most critical part, at a voltage rise of $V_{DD}/8$ on node q , the current flowing into node q via the NMOS access transistor needs to be smaller (or equal) to the current being sunk by the NMOS pull-down transistor

- NMOS access transistor: sat
- NMOS pull-down transistor: lin

```

> ## solve read equations
# access current equation(sat)

$$I1 := Kn \cdot WLn2 \cdot \left( ((VWL - Vq) - Vtn) \cdot Vdsatn - \frac{Vdsatn^2}{2} \right) \cdot (1 + lambdan \cdot (VDD - Vq));$$

# pull down current equation(lin)

$$I2 := Kn \cdot WLn1 \cdot \left( (VDD - Vtn) \cdot Vq - \frac{Vq^2}{2} \right);$$


$$I1 := 187.3622756$$



$$I2 := 43.76812500 \cdot WLn1$$

> solve(I1 = I2, WLn1)

$$4.280792828$$


```

3 Testing



Note that there can be multiple solutions.