

EXERCISE 1: SYNTHESIS

CELLS	leakage	switching	internal	Total power	slack(ps)
HVT+SVT					
SVT+LVT					

Questions: See how the tool reports the timing. What does the negative slack mean?							
Which cells are u		itcal path (LVT, S	SVT, HVT) aı				
				•••••			
					ere you would use		
<u>E</u>)	(ERCISE 2: <mark>CH</mark>	<mark>IILL</mark> CONSTRAIN	TS AND 4 N	METALS FOR RO	<u>UTING</u>		
Internal Power	Switching	Leakage	Total	Cells in clock	Levels in clock		
	Power	Power	Power	tree	tree		
	1	CLOCK	POWER	1			
Insert clock tree	architecture	<u>:</u>					



Questions:

Check setup violations: report_timing Check hold violations: report_timing -early Copy the timing information here:
How would you fix this hold violation?
Fix hold violations: deleteFiller
optDesign -postRoute -hold -outDir timingReports/optRoute addFiller
Check the new timing information of the previous path: report_timing -early -to data_memory/process_for_mem[0].spad_inst/din1[18] Copy the new timing information here:
How has the tool fixed the hold violation on the previous path?
How many hold buffers were inserted in total?deselectAll
selectInst [get_cells -hier -filter "ref_name=~*BUF*"] llength [dbGet selected]
Report power. Which changes do you observe?
Report timing and fill in the fanout, load, slew and arrival time numbers that appear in the first line, wich are associated to the clock pin (CK) of instruction_fw_ID_EX/r_reg[3] register.

Instance	Pin	Fanout	Load	Slew	Arrival Time
instruction_fw_ID_EX/r_reg[3]	СК				

EXERCISE 3: TIGHT CONSTRAINTS AND 4 METALS FOR ROUTING

Internal	Switching	Leakage	Total Power	Cells in clock	Levels in
Power	Power	Power		tree	clock tree
		CLOCK	POWER		

Insert clock tree architecture							
Questions							
How much has	s power consum	ntion increas	sed?				
				••••••	• • • • • • • • • • • • • • • • • • • •		
Report timing	and fill in the fa	nout. load. s	lew and arri	val time nı	ımbers th	at appear in the	
first line, wich	are associated t	to the clock p	oin (CK) of in			/r_reg[3] register.	
report_timing	-from instructio	n_fw_ID_EX	/r_reg[3]				
Ins	tance	Pin	Fanout	Load	Slew	Arrival Time	
instruction_fw	_ID_EX/r_reg[3]	CK					
Compare the clock tree architecture and the timing information of the register							
instruction_fw_ID_EX/r_reg[3] when using chill and tight constraints. Which main							
differences do you observe? How do they improve the transition delay and clock skew							
constraints?							
•••••						••••••	

Report area: report_area -detail How many cells/instances compound the design?						
What is the total area?						
How much area do buffers occupy in the design?						
Report number of buffers:						
selectinst [get	_cells -hier -filte	r "ref_name=~ [*]	*BUF*"]			
llength [dbGet			•			
	_	s:				
#FE_PHC insta	nce added my h	old time repair				
deselectAll						
selectInst [get_	_cells -hier *FE_	PHC*]				
llength [dbGet	selected]					
=	-	=		uffers?		
Estimate the a	rea that those h	old buffers req	uire in the chip	?		
EXERCIS	SE 4: TIGHT CON	ISTRAINTS ANI	D DERATES AND	4 METALS FOR	ROUTING	
linka wa al	Considerate in a	Laslass	Tatal Danier	Cells in clock	l avalata	
Internal	Switching	Leakage	Total Power		Levels in clock tree	
Power	Power	Power		tree	Clock tree	
		CLOCK	POWER			
		CLOCK	OWER			
Insert clock tre	ee architecture:					
		•				
Questions						
How much has	power consum	ption increased	d?			
Report area: re	eport_area -deta	ail				

How many cells/instances compoun What is the total area? How much area do inverters and bu		•••••		•••••	
Report number of buffers:	_name=~*BU me repair to the total r uffers require art of your pairs imagine t	number of buf e in the chip phd and you hat the incre	fers? want to tapement of ho	pe it out thro	ough
cost MICAS department? TSMC 65LPMSRF : TSMC 28HPC+RF : TSMC 16FFCRF :					
iii MPW \$ MPW iii mini@sic € mini					_
TSMC mini@sic Pricelist	Stando	ırd prices	Discoun	ted prices	
	EUR / min area	EUR / extra area	EUR / min area		
TSMC 130 BCD+ (min area = 6 mm²)	13,982	231 / 0.1 mm ²	12,482	190 / 0.1 mm ²	
TSMC 65 LP MS RF (min area = 1 mm ²)	4,462	418 / 0.1 mm ²	3,662	358 / 0.1 mm ²	
TSMC 40 LP MS RF (min area = 3 mm²) ¹	21,249	662 / 0.1 mm ²	18,249	599 / 0.1 mm ²	
TSMC 28 HPC+ RF (min area = 1 mm²) 1	10,541	915 / 0.1 mm ²	8,441	830 / 0.1 mm ²	
2) 2 2				/ 2	

EXERCISE 5: TIGHT CONSTRAINTS AND DERATES AND 10 METALS FOR ROUTING

Internal	Switching	Leakage	Total Power	Cells in clock	Levels in
Power	Power	Power		tree	clock tree
			CLOCK POWER		

How much has power consumption increased?

Insert clock tree architecture:						
EXE	RCISE 6: TIGHT C		AND DERATES AN	D 10 METALS FOR ROUTING		
Internal Power	Switching Power	Leakage Power	Total Power			
	CLOCK	POWER				
Questions:						
-	age remain utte	-				
•••••						
	= = = = = = = = = = = = = = = = = = = =			e? How much did we		
Did we estima	te properly the a	activity of the c	lock?			
		•				
-			-	? Hoe much did we estimate?		
		· · · · · · · · · · · · · · · · · · ·	= = = = = = = = = = = = = = = = = = = =	s the combinational logic? Is		

.....