

GPU Sparse Matrix Multiplication

Xingyou Song, *Nitin Manivasagan, †Manar Safi ‡

May 8, 2018

1 Introduction

GPU-assisted sparse matrix operations have been well-known for a long time. In this report, we discuss the approaches of many of the well-known algorithms and perform experiments to benchmark and compare their performances on randomly generated matrices as well as matrices from matrix datasets.

To avoid confusion, there are separate naming conventions for each case when dealing with matrix multiplication. These are:

- SpMV - (Sparse Matrix) \times (Dense Vector) - Multiplications of form $M \cdot b$, where M is a sparse matrix, and b is a vector with any set of non-zero entries.
- (Sparse Matrix) \times (Dense Matrix) - Multiplications of form $M \cdot N$, where M is a sparse matrix, and N is a matrix built by multiple dense vectors.
- SpMM or SpGEMM (Sparse Matrix) \times (Sparse Matrix) - Multiplications of form $M \cdot N$, where M, N are both sparse matrices.

Note that the libraries of interest, where each library may support some (or all) of these operations are:

- CUSP - Open Source wrapper library for open-source library Thrust: <https://github.com/cusplibrary/cusplibrary/tree/release/v0.6.0-rc> ¹
- CuSPARSE - Production-level library: <https://developer.nvidia.com/cusparse> ²
- CuBLAS - Production-level library: <https://developer.nvidia.com/cublas>

*xsong@berkeley.edu

†nitinmani@berkeley.edu

‡safi.manar@berkeley.edu

¹The official release (4.0 and 5.0's do not work with our code)

²Production libraries do not present the source code.

We tested the runtimes of these sparse matrix multiplication algorithms on matrices of various sparsities and dimensions. Our code can be found on: <https://github.com/Srizzle/GPU-Sparse-Matrix-Multiply-CS-267>.

We also considered the following libraries. However, in the interest of time, and because many open-source libraries are *extremely* error-prone and unstable, we did not fully test them: ³

- bhSPARSE - Recent Modifications to original libraries: <https://github.com/bhSPARSE/bhSPARSE>
- OpenAI Blocksparse - Open Source library for special "block-sparse" matrices: <https://github.com/openai/blocksparse> ⁴

To assist in readability in code, we used some wrapper libraries:

- CuBLAS - Cupy: <https://github.com/cupy/cupy>
- CuSPARSE - PyCulib: <https://github.com/numba/pyculib>

The wrapper libraries that we attempted to use, but obsolete or failed are:

- CuSPARSE wrapper - Julia: <https://github.com/JuliaGPU/CUSPARSE.jl>
- CuSPARSE wrapper - SkCUDA: <https://github.com/lebedov/scikit-cuda/tree/master/skcuda>

2 Algorithmic Methods

In this section, we explain how SpMV and SpMM work on GPU architectures.

2.1 SpMV

From [BG08], there is an emphasis on the format representation of sparsity, which in turn is used to consider the appropriate GPU method. The goal is to compute $M \cdot b$, where M is a sparse matrix and b is a dense vector. 3 methods are shown:

- Diagonal format (structure specific) - For matrices M whose elements are dominant on diagonals (close to the main diagonal), the matrix can be represented by forming a data matrix (with zero-elements replaced as a "*" character), and an offset vector. The elements on the k -th column of the data matrix D are matched with the k -th element of the offset vector, which specifies the diagonal on M . The elements on the data matrix are also row-aligned (i.e. elements of the same row in M will also be in the same row in D).

³A large portion of our time was used in setting up different environments, because almost all open-source libraries are poorly documented, or have bugs.

⁴We attempted to install all variants and versions on PSC XSEDE, Amazon AWS with Nvidia Tesla K80 (p2x.large instance), Amazon AWS with Nvidia Tesla P100 (p3x.large instance), Google Cloud Computing API with Nvidia Tesla P100, with no success on any of them

Figure 1: Diagonal format example

$$A = \begin{bmatrix} 1 & 7 & 0 & 0 \\ 0 & 2 & 8 & 0 \\ 5 & 0 & 3 & 9 \\ 0 & 6 & 0 & 4 \end{bmatrix}$$

$$\text{data} = \begin{bmatrix} * & 1 & 7 \\ * & 2 & 8 \\ 5 & 3 & 9 \\ 6 & 4 & * \end{bmatrix} \quad \text{offsets} = \begin{bmatrix} -2 & 0 & 1 \end{bmatrix}$$

For GPU computation, each thread t will be responsible for computing the t -th element on the output (i.e. dot product between row t in M with the input vector). Because of the row alignment, each thread will contiguously access data along the row, incrementing the final output by $A[t][i] * B[i]$ for all i .

- ELLPACK format - This format is a general format, under the assumption that each row has a maximum of Z non-zero elements in M . Intuitively, this then compacts M into a data matrix, where each row r of the data matrix is the list of non-zero elements of the row r in M . The r -th row in the index matrix lists the column-coordinates of the elements in data at row r with the elements in M .

Figure 2: ELLPACK

$$A = \begin{bmatrix} 1 & 7 & 0 & 0 \\ 0 & 2 & 8 & 0 \\ 5 & 0 & 3 & 9 \\ 0 & 6 & 0 & 4 \end{bmatrix}$$

$$\text{data} = \begin{bmatrix} 1 & 7 & * \\ 2 & 8 & * \\ 5 & 3 & 9 \\ 6 & 4 & * \end{bmatrix} \quad \text{indices} = \begin{bmatrix} 0 & 1 & * \\ 1 & 2 & * \\ 0 & 2 & 3 \\ 1 & 3 & * \end{bmatrix}$$

For GPU computation, the method is the same as the Diagonal format, where each thread is assigned to a row and computes the dot-product, but instead using the index matrix as a hash for locations (and therefore accesses the index matrix contiguously).

The performance of this relies on the fact that overall, most of the rows have Z elements (i.e. balanced numbers of elements on the rows), which load-balances the work performed on each thread.

- Coordinate format - The most widely used and well known format for representing sparse matrices is CSR (compressed sparse row). The matrix M is represented by ptr, indices, and data vectors which specify the offset on each row that has elements (with last element being the number of non-zero elements), along with the distinct rows, and

data elements, respectively.

Figure 3: CSR example format

$$\begin{aligned}
 \mathbf{A} &= \begin{bmatrix} 1 & 7 & 0 & 0 \\ 0 & 2 & 8 & 0 \\ 5 & 0 & 3 & 9 \\ 0 & 6 & 0 & 4 \end{bmatrix} \\
 \mathbf{ptr} &= [0 \quad 2 \quad 4 \quad 7 \quad 9] \\
 \mathbf{indices} &= [0 \quad 1 \quad 1 \quad 2 \quad 0 \quad 2 \quad 3 \quad 1 \quad 3] \\
 \mathbf{data} &= [1 \quad 7 \quad 2 \quad 8 \quad 5 \quad 3 \quad 9 \quad 6 \quad 4]
 \end{aligned}$$

For the SpMV operation, the "vector kernel" is introduced, where an entire thread block may be assigned to each matrix row, whose entries are then partitioned equally among the threads, with a final parallel reduce operation to compute the dot product between the matrix row and vector.

2.2 SpMM

In [DOB15], the algorithm is decomposed into 3 portions, assuming the inputs are A and B and the output is $C = A \cdot B$. We also assume A and B are expressed in CSR (Compressed Sparse Row) format. The 3 portions are then the "expand, sort, compress" (ESC) methods, similar to a Map-Reduce technique, as explained below.

Figure 4: Example of the 3 techniques, when C is generated from A and B , which are both in CSR format.

$$\begin{aligned}
 \hat{C} = \begin{bmatrix} (0, 0, 10) \\ (1, 3, 60) \\ (1, 1, 40) \\ (1, 1, 150) \\ (1, 0, 120) \\ (1, 3, 280) \\ (1, 1, 240) \\ (2, 3, 350) \\ (2, 1, 300) \\ (3, 3, 180) \\ (3, 1, 120) \end{bmatrix} &\xrightarrow{\text{sort}} \begin{bmatrix} (0, 0, 10) \\ (1, 0, 120) \\ (1, 1, 40) \\ (1, 1, 150) \\ (1, 1, 240) \\ (1, 3, 60) \\ (1, 3, 280) \\ (2, 1, 300) \\ (2, 3, 350) \\ (3, 1, 120) \\ (3, 3, 180) \end{bmatrix} \xrightarrow{\text{compress}} \begin{bmatrix} (0, 0, 10) \\ (1, 0, 120) \\ (1, 1, 430) \\ (1, 3, 340) \\ (2, 1, 300) \\ (2, 3, 350) \\ (3, 1, 120) \\ (3, 3, 180) \end{bmatrix} = C.
 \end{aligned}$$

- Expand: This generates all possible pairings (A_{ik}, B_{kj}) which are used to add to a position $C_{ij} += A_{ik} * B_{kj}$. The generation process can be viewed as forming all-pairs paths on a bipartite graph. More specifically, for a matrix M , the bottom side of

the graph consists of vertices, each representing a row, while the top side's vertices represent the columns, with a connection (a,b) if the element M_{ab} is non-zero. Then, conjoining the bipartite graphs A and B makes it convenient to see that the total number of pairings (A_{ik}, B_{kj}) is the number of length-2 paths.

Figure 5: Example figure of expansion bipartite graphs

$$A = \begin{bmatrix} x & 0 & x & 0 \\ 0 & x & 0 & x \\ 0 & x & x & 0 \\ x & 0 & 0 & x \end{bmatrix} \quad \text{and} \quad B = \begin{bmatrix} x & x & 0 & 0 \\ x & x & x & 0 \\ 0 & x & x & x \\ 0 & 0 & x & x \end{bmatrix}. \quad (6)$$




Fig. 7: Schematic of graph-based sparse matrix multiplication.

Thus, using all length-2 paths corresponds to a "BFS"-type tracking on this path, for which well-known GPU graph traversal methods are used. In the GPU case, the best method would be for each thread to possess a starting node at the bottom side of the bipartite graph corresponding to A . All bottom vertices are partitioned according to which core they are given to. Each thread t then computes the "expansion" (i.e. all possible paths from its vertex v_t including the products associated with a path), using techniques found in [MGG12].

- **Sort:** This method lexicographically sorts each element (x, y, c) generated from before, where x, y corresponds to a location (x, y) in C , and c is to be incremented to C_{xy} . This method is used to assist the compress portion, which is used to remove duplicate (x, y) coordinate entries. Sorting is cited as the most computationally expensive configuration. The algorithm to invoke during this stage derives from the work [MG11]. The baseline algorithm is an inspired GPU-based Radix Sort, found in Thrust's `stable_sort_by_key` algorithm. Here, the number of threads is proportional to the number of elements in the expansion, and the total elements are distributed evenly amongst all threads, (over same rows) with each thread sorting only its sub partition. All of the sorted sub partitions are then collected within the block shared memory, and then re-sorted within the entire block. This sorts an entire row.
- **Compress:** This section invokes the work found in [BDO12], and calls the Thrust function `reduce_by_key` algorithm. For each row index i , the function collects all entries positioned in row i . The algorithm then performs a "reduction" operation (combines consecutive terms with the same j index) and outputs the compressed format. However, since it is not known at runtime which positions (i, j) have very large duplicate entries, it would be highly inefficient to assign each thread to a position (i, j) on the

GPU. Instead, a scan is implemented at first to check which duplicate positions exist. All duplicate entries are partitioned into consecutive, fixed-length blocks for each thread to reduce. Load balancing is attempted at this stage to ensure that all threads have similar workload.

3 Experiments

3.1 Code

Our code and scripts can be found on:

<https://github.com/Srizzle/GPU-Sparse-Matrix-Multiply-CS-267>. The scripts used for simulation are:

- CUSP: `culp.cu` - <https://github.com/Srizzle/GPU-Sparse-Matrix-Multiply-CS-267/blob/master/culp.cu>
- CuBLAS: `cupy_script.py` - https://github.com/Srizzle/GPU-Sparse-Matrix-Multiply-CS-267/blob/master/cupy_script.py
- CuSPARSE: `pculib_script.py` - https://github.com/Srizzle/GPU-Sparse-Matrix-Multiply-CS-267/blob/master/pculib_script.py

3.2 Hardware

We applied our experiments on the following hardware specified on Amazon AWS:

- Nvidia Tesla K80
- 11.75 ECUs, 4 vCPUs, 2.7 GHz, Intel Broadwell E5-2686v4, 61 GiB memory, EBS only, with Intel AVX and Turbo allowed.

For the Nvidia K80 GPUs, the memory bandwidth is relatively larger than other GPUs of similar cost (480 GB/s vs 288 GB/s on a Tesla K40)

3.3 Erdos-Renyi

At first, we tested sparse matrix multiplication on $N \times N$ square matrices, where each element of the matrix was non-zero with probability p . We varied the matrix dimensions and sparsities as such:

- $N \in \{2^4, \dots, 2^{14}\}$
- $p \in \{0.01, 0.02, 0.03, 0.04, 0.05, 0.1, 0.15, 0.2, 0.25, 0.3, 0.35, 0.4, 0.45, 0.5\}$

Since the K80 RAM has 24GB of memory, for higher values of p and N (i.e. for $N = 2^{15}$ sizes and higher), memory hardware limits are broken and disallowed at runtime since such values would approach GPU capacity. Therefore, we had to limit N and p to the above values when testing matrix multiplication with this method.

3.4 Real World Data

Real world data matrices were also used in computation, found in <https://sparse.tamu.edu/>. We found the matrices that best fit the parameter (e.g. closest to a given sparsity p and size N). The matrices used were:

Figure 6: Real World Graph Names

	4000	8000	40000	80000	160000
0.0001	bcsstm24.mat	bcsstm38.mat	cond-mat-2005.mat	net4-1.mat	para-4.mat
0.001	c-24.mat	c-39.mat	bbmat.mat	consph.mat	pkustk14.mat
0.01	crystk01.mat	msc10848.mat	TSOPF_RS_b2383_c1.mat		
0.1	heart1.mat	human_gene2.mat			

The matrices could be downloaded in various formats from the database. To test on cuBLAS and cuSPARSE, we downloaded the .mat versions of the matrices from the database. Since C++ works elegantly with .mtx files, we loaded .mtx files as CUSP CSR matrices when simulating matrix multiplication in CUSP.

4 Performance and Results

4.1 Erdos-Renyi

The results for the Erdos-Renyi model were completely unexpected. For instance, cuBLAS and CUSP did not increase in time complexity as we varied the size of the matrix. This is because the purely random matrices generated from python and C++ function calls do not allow the sparse matrix multiplication libraries to exploit their structure. Thus, these results are botched, and we will not sketch them in this report. However, we encourage the reader to see the results found in https://github.com/Srizzle/GPU-Sparse-Matrix-Multiply-CS-267/tree/master/Erdos_Reynii_Experiments. We saw from these experiments that cuBLAS and CUSP did not show much fluctuation in runtime regardless of the value of N . CuSPARSE did show an increase in runtime as the sparsity and dimension of the matrix increased, and ran significantly slower than cuBLAS and CUSP.

4.2 Real World Data

Graphing matrices from the matrix dataset gave us more interesting results, which we were able to more thoroughly analyze.

We ran SpMV, CSR \times Dense Matrix, and SpMM/SpGEMM on CUSP, cuSPARSE, and cuBLAS. We generated dimension vs. runtime plots (and dimension vs. $\log(\text{runtime})$ plots) for SpMV and SpMM at various densities. We also generated density vs. runtime plots (and density vs. $\log(\text{runtime})$ plots) for (CSR \times Dense Matrix) for $N = 4000$ and $N = 8000$.

While analyzing the graphs, please use the following for reference: (Purple Line: CUSP, Red Line: CuSPARSE, Blue Line: cuBLAS). The graphs can be found in the Appendix 6.

4.3 Analysis

From the data, the most interesting trend was generated by $(\text{CSR} \times \text{CSR})$. We see that cuSPARSE did perform better than CUSP in certain simulations ($\text{CSR} \times \text{CSR}$ at $p = 0.001$), but did not outperform cuBLAS in any of the experiments. However, cuSPARSE's performance was very close to that of cuBLAS for small matrix sizes. Furthermore, we see that at higher densities, cuSPARSE did indeed increase most rapidly, as expected. CuBLAS had a slow increase in some parts.

For other cases (SpMV or $\text{CSR} \times \text{Dense Matrix}$), as expected, cuBLAS was the most efficient, since it is better equipped to handle dense matrices.

In terms of runtime, note that for very sparse matrices ($p = 0.0001$), the general trend for all algorithms seems to be sublinear. However, as we increase the density, we can see a convex curvature, suggesting a quadratic runtime. This is due to the fact that increasing density eventually forces the NNZ (number of non-zeros) towards $O(n^2)$ instead of $O(n)$. This is not intended nor acceptable for sparse matrix multiplication.

5 Further Work

There are a variety of further directions that we wished to pursue, but in the interest of time and due to a lack of resources, we were unable to attempt these.

5.1 Measuring Components

It would have been interesting to measure the performance of the separate expansion, sort, and compress steps in SpMM, to verify the claim that the sorting step has the highest runtime. This would involve individually running each of the sub-algorithms (which come from separate papers) by themselves.

5.2 Memory Bandwidth

Because different GPU architectures possess very different memory-load bandwidths, this suggests further testing for different GPU architectures (K80, P100, etc.) which may affect performance. We could test for performance given a certain bandwidth, as well as whether use single-precision or double precision floating point arithmetic.

5.3 Expanding Memory

The size of the GPU RAM restricted our experiment sizes, as any larger dimensions would have overloaded the GPU RAM. Normally, the solutions to this type of problem would have been to either use different GPUs with higher RAM or to distribute memory and workload across multiple GPUs.

5.4 Different Matrix Shapes

Note that from well-known results in random matrix theory, an Erdos-Renyi matrix can have high probability of being singular [TV06]. Furthermore, the Erdos-Renyi format is generally not realistic, with many matrices in real world applications generally having high block sparsity. While we tested performance on widely used datasets, we did not use the other special sparse matrix formats (e.g. COO, ELLPACK, etc.), which may affect performance as well.

Another test can be to check sparse matrix multiplication performance on non-square matrices. For instance, A and B are such that $C = A \cdot B$, and A and B are not square.

References

- [BDO12] Nathan Bell, Steven Dalton, and Luke N. Olson. Exposing fine-grained parallelism in algebraic multigrid methods. *SIAM J. Scientific Computing*, 34(4), 2012.
- [BG08] Nathan Bell and Michael Garland. Efficient sparse matrix-vector multiplication on CUDA. NVIDIA Technical Report NVR-2008-004, NVIDIA Corporation, December 2008.
- [BG11] Aydin Buluc and John R. Gilbert. Parallel sparse matrix-matrix multiplication and indexing: Implementation and experiments. *CoRR*, abs/1109.3739, 2011.
- [DOB15] Steven Dalton, Luke Olson, and Nathan Bell. Optimizing sparse matrix-matrix multiplication for the gpu. *ACM Trans. Math. Softw.*, 41(4):25:1–25:20, October 2015.
- [HGY07] James Demmel Hormozd Gahvari, Mark Hoemmen and Katherine Yelick. Benchmarking sparse matrix-vector multiply in five minutes. *SPEC Benchmark Workshop*, January 2007.
- [HKS09] Linh Ha, Jens Krger, and Cludio T. Silva. Fast 4-way parallel radix sorting on gpus, 2009.
- [MG11] DUANE MERRILL and ANDREW GRIMSHAW. High performance and scalable radix sorting: A case study of implementing dynamic parallelism for gpu computing. *Parallel Processing Letters*, 21(02):245–272, 2011.
- [MGG12] Duane Merrill, Michael Garland, and Andrew Grimshaw. Scalable gpu graph traversal. In *Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming*, PPOPP ’12, pages 117–128, New York, NY, USA, 2012. ACM.
- [SGK17] Alec Radford Scott Gray and Diederik P. Kingma. Gpu kernels for block-sparse weights. December 2017.
- [TV06] Terence Tao and Van Vu. On random ± 1 matrices: Singularity and determinant. *Random Struct. Algorithms*, 28(1):1–23, January 2006.

6 Appendix

Figure 7: CSR \times CSR performance (first 4), then CSR \times Dense Matrix performance (next 2), then SpMV performance (last 4)




Figure 8: Log graphs of the previous results.

