




B1200

CC BY-NC-SA 4.0
<https://creativecommons.org/licenses/by-nc-sa/4.0/>
DRAFT




Sheet: /
File: b1200.kicad_sch

Title: Block Diagram

Size: A Date: 2025-10-18
KiCad E.D.A. 9.0.6

Rev: DRAFT
Id: 1/3



Inter-sheet connections

EC_FANSENS_PWM	FPGA_DP[HPD_DP0- DP0+ DP1- DP1+ DP2- DP2+ AUX- AUX+]
FPGA_UART[TXD RXD]	EXP_ECADC
EC_VGA[R[0..1] G[0..1] B[0..1] HSYNC VSYNC]	DDR_PG
FPGA[SCL SDA]	EXP_OTG[D+ D-]

B1200
CC BY-NC-SA 4.0
<https://creativecommons.org/licenses/by-nc-sa/4.0/>

