

LinkBo: A Single-Wire, Low-Latency, and Robust Protocol for Variable-Distance Chip-to-Chip Communications



Bochen Ye (TU/e, NXP)

Gustavo Naspolini (NXP)

Kimmo Salo (NXP)




Manil Dev Gomony (TU/e)

Pin-Efficiency Chip-to-Chip Communication?




SPI and I2C use too much Pin count !

Why fewer Pins matter?



Pin count cause high cost and area !

Contributions of our work



Outline

01

Motivation

Chip-to-Chip communication
and pin count optimization

02

Background & Related Work

State-of-the-art and scope
for improvements

03

LinkBo Protocol

Proposed single-wire protocol
and system model evaluation

04

Hardware Architecture

Proposed LinkBo hardware architecture
(TX, RX, Driver)

05

Results

Experimental evaluation of
proposed designs

06

Conclusions

Summary and scope for
related future research


Background & Related Wors

- I-Wire Protocol
- Async communication Code

I-wire Protocol (ADI)

Basic Operations:

1. Reset: 960 μ s
2. Write Bit 0: 70 μ s
3. Write Bit 1: 70 μ s
4. Read Bit: 70 μ s



- ① Reset Pulse: 960 μ s
- ② Devices Select Message:

8-bit Family Code	48-bit Address Code	8-bit CRC
-------------------	---------------------	-----------

- ③ Command Message :

16-bit Command (ROM Function)	64-bit Data
-------------------------------	-------------

Cons:


Only One Host
Low Bitrate / High Latency

Pros: One Pin


Long Distance

Current I-wire protocol has very long bit slot !

Asynchronous communication Code



Non-Return-to-Zero (NRZ) Code
(1-wire protocol)



Manchester Code

Pros:

Self-clocking, Robust to interference,
Simple implementation

Manchester code is better for Asynchronous Communication !

C

NI/IO Bus Specification. 2009. URL: <https://www.microchip.com/downloads/sem/documents/OTH/ProductDocuments/ReferenceManuals/22072/D.pdf>. [35] STM32 microelectronics. STM8 SWIM communication protocol and debug module. 2016. URL: https://www.st.com/resource/en/user_manual/um0470-stm8-swim-communication-protocol-and-debug-module-stmicroelectronics.pdf. page=8, 10.


03/22/2025
Bochen Ye

- 

LinkBo Protocol

- Protocol Definition
- System Model


Protocol Definition



- **Priority**
 - High Priority (HP) / Low Priority (LP)
- **SYNC**
 - 2 Manchester bits (Mbs)
 - Different SYNC for different priority
- **SIZE**
 - Only LP has SIZE field
 - 3 Manchester bits (Mbs)
- **PAYLOAD**
 - HP have 8 Mbs
 - LP can support up to 7 Byte (7*8 Mbs)
- **CRC**
 - 4 bits CRC for each HP/LP message
- **ACK**
 - 1 Manchester bits (Mbs)
 - RX send back ACK

Reduce Manchester slot and add 2 priority messages


Re-Synchronization




- Important for variable-distance communication
 - Because longer wires introduce more distortion and skew
- Simple mechanism
 - Only need a prescaler counter (PSC) to count the cycle of Manchester bit slot.

Make sure every transition edge at middle of Manchester slot

Scalability for multi-device



(a)



(b)

Wire-AND logic


- First high signal will lose arbitration

Multi-device:

- SIZE=000
- First message carry 8-Mb device code
- Second message carry real data



Support multi-device transmission theoretically

System Model



Simulate the real parameter of PCB !


★: Low pass filter condition



Hardware Architecture

- TOP Level Architecture
- Transmitter (TX)
- Receiver (RX)
- Driver

TOP and Driver Architecture




TX/RX Architecture

BYTC: Byte Counter

ACK Check: check ack and report error


PISO: Parallel In Serial Out



LFSR: Linear-Feedback-Shift-Register, generate CRC

SYNC: detect priority and calculate T_{manc}

Re-SYNC: reset prescaler counter when bus wrong



MDEC: from Manchester code to NRZ code.



SiDEC: Size decoder.

LowBus Detector (LBDDET): Detect high-priority sync interrupt


Experiments and Result

- FPGA test
- Latency Analysis
- Sensitivity Analysis
- Protocol Comparison

FPGA Test Setup




Latency Analysis



Latency is independent of the wire length !


Sensitivity Analysis




The throughput suddenly drops at a certain threshold wire length

Reason:
High priority message have longer sync field



Model Result Recap:



Bit rate= 300 kbps



Sensitivity Analysis



High priority can tolerate higher bit rates !
Shorter wire lengths can tolerate higher bit rates !

Protocol Comparison

CLK=3MHz

Protocol	I-wire (TI,ADI)	UNI/O (MicroChip)	LinkBo (our solution)
Type	Asynchronous	Asynchronous	Asynchronous
Duplex	Half Duplex	Half Duplex	Half Duplex
Bit Rate (kbps)	8.33 - 111	10 - 100	294.8 - 297.6
EBR (kbps)	5.8 - 77.2	7.97 - 79.7	158.7 - 252.5
Latency (μ s)	1520 - 4480	810 - 1410	50.4 - 223.8
Interrupt	No	No	Yes
Multi-byte	No	Yes, no upper limit	Yes, max 7-byte
CRC	Yes, 8 bits	No	Yes, 4 bits
Acknowledge	No	Yes, 2-bit ack	Yes
Distance (m)	20 - 100	N/A	5.6 - 15

Bit Rate: $R_b = \frac{B_{\text{total}}}{T}$

Effective Bit Rate (EBR): $EBR = \frac{B_{\text{data}}}{T}$

Maximum Latency: time of 7-byte message

Minimum Latency: time of one byte message

Conclusion

- Summary
- Looking Ahead

Summary

(1) LinkBo Top Architecture Design

1 pin

Linkbo can minimize the number of communication pins to a single pin.

2.48x

A low pin-count package can reduce the area by factors of 2.48x

1.67x

A low pin-count package can reduce the cost by factors of 1.67x

6.3x-20x

LinkBo protocol achieves a low latency of just 50.4 μ s, which is lower by at least 20X and 6.3X compared to the SOTA 1-wire (ADI) and UNI/O protocol, respectively.

On the FPGA, the hardware supports communication over distances of up to 11 cm at 7.5 Mbps.

7.5Mb/s 11cm

On the FPGA, the hardware supports communication over distances of up to 15 m at 300 kbps.

15m 300kb/s

Looking Ahead ...

- **Single-wire Protocol for Extreme-Edge Specific Application**
 - Towards an *area-efficiency* and *cost-efficiency Domain-specific* Application design.
- **Latency and Distance trade-off**
 - Improve distance and decrease latency as much as possible.
- **Multi-device Single-wire Protocol**
 - Explore high-efficient arbitration for multi-drop/peer-to-peer transmission of Single-wire protocol

Thanks !

Contacts:

Bochen Ye

b.ye@student.tue.nl / bochen.ye@ed.ac.uk

Gustavo Naspolini

Gustavo.naspolini@nxp.com

Kimmo Salo

Kimmo.salo@nxp.com

Manil Dev Gomony

m.gomony@tue.nl

