

# Lab2 guide

#### Access Xilinx website to download Vivado:


(https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2020-2.html)




• Fill in the personal information and click "Download"



Select "Vivado"




Select "Vivado HL WebPACK" for free license version




• Uncheck features we don't need.




### Create a New Project in Vivado




### Create a Design




### Create a Design




### Creating Testbench Source Code




### Creating Testbench Source Code



### Run the Simulation




#### Vivado Simulator Window




#### TPU Micro-architecture

- Each PE performs Multiply-and Accumulate (MAC) operation
- The unified memory buffer is decomposed into input, weight, and output buffer
- Each weight buffer stores weights of a filter
- At each cycle, inputs are pushed in the PE horizontally
- Partial sums flow vertically




### PE module



#### MAC:

```
down_o = left_i * weight + up_i
right_o = left_i
```

## Systolic Array Module



### Case Study

The CONV weight stationary data flow

