Computer-Aided VLSI System Design Homework 3: Simple Convolution and Image Processing Engine

TA: 林祐丞 d10943005@ntu.edu.tw

Data Preparation


1. Decompress 1131_hw3.tar with following command

tar -xvf 1131_hw3.tar


Folder	File	Description				
00_TESTBED	testbench_temp.v	Testbench template				
oo meambed	indata*.dat	Input image data				
00_TESTBED/ PATTERN/	opmode*.dat	Pattern of operation mode				
TATTERN	golden*.dat	Golden data of output				
	core.v	Your design				
	rtl_01.f	File list for RTL simulation				
01 DTI	01_run	VCS command				
01_RTL	02_lint	SpyGlass linting command				
	lint.tcl	Script for linting				
	99_clean_up	Command to clean temporary data				
	syn.tcl	Script for synthesis				
02 GVN	core_dc.sdc	Constraint file for synthesis				
02_SYN	02_run.dc	Command for DC				
	flist.sv	File list for synthesis				
	rtl_03.f	File list for gate-level simulation				
03_GATE	03_run	VCS command for gate-level simulation				
	99_clean_up	Command to clean temporary data				
	sram_****x8.v	SRAM design file				
****O	sram_****x8_slow_syn.db	Synthesis model				
sram_****x8	sram_****x8_slow_syn.lib	Timing and power model				
	sram_****x8.pdf	Datasheet for SRAM				
top	report.txt	Design report form				

Introduction

In this homework, you are going to implement a simplified convolution and image processing engine. An $8\times8\times32$ feature map will be loaded first, and it will be processed with several functions. If you are not familiar with convolution, refer to [1] for some illustrations.



Block Diagram



Specifications

- 1. Top module name: core
- 2. Input/output description:

Signal Name	I/O	Width	Simple Description
i_clk	I	1	Clock signal in the system.
i_rst_n	I	1	Active low asynchronous reset.
i_op_valid	I	1	This signal is high if operation mode is valid
i_op_mode	I	4	Operation mode for processing
o_op_ready	О	1	Set high if ready to get next operation
i_in_valid	I	1	This signal is high if input pixel data is valid
i_in_data	I	8	Input pixel data (unsigned)
o in ready	0	1	Set high if ready to get next input data (only valid for
0_m_ready	U	1	i_op_mode = 4'b0000)
o_out_valid	О	1	Set high with valid output data
o_out_data	О	14	Pixel data or image processing result (signed)

- 3. All inputs are synchronized with the **negative** edge clock.
- 4. All outputs should be synchronized at clock **rising** edge.
- 5. You should reset all your outputs when i_rst_n is **low**. Active low asynchronous reset is used and only once.
- 6. Operations are given by i op mode when i op valid is high.
- 7. i op valid stays only **1 cycle**.
- 8. i in valid and o op ready can't be **high** in the same time.
- 9. i op valid and o op ready can't be **high** in the same time.
- 10. i in valid and o out valid can't be **high** in the same time.
- 11. i op valid and o out valid can't be **high** in the same time.
- 12. o_op_ready and o_out_valid can't be **high** in the same time.
- 13. Set o op ready to **high** to get next operation (only one cycle).
 - Raise o op ready only when the design is prepared for the next operation.
- 14. o out valid should be **high** for valid output results.
- 15. At least one SRAM is implemented in your design.
- 16. Only worst-case library is used for synthesis.
- 17. The synthesis result of data type should **NOT** include any **Latch**.
- 18. The slack for setup time should be **non-negative**.
- 19. No timing violations or glitches in the gate-level simulation after reset.


Design Description

1. The followings are the operation modes you need to design for this homework:

i_op_mode	Meaning			
4'b0000	Input feature map loading			
4'b0001	Origin right shift			
4'b0010	Origin left shift			
4'b0011	Origin up shift			
4'b0100	Origin down shift			
4'b0101	Reduce the channel depth of the display region			
4'b0110	Increase the channel depth of the display region			
4'b0111	Output the pixels in the display region			
4'b1000	Perform convolution in the display region			
4'b1001	Median filter operation			
4'b1010	Sobel gradient + non-maximum suppression (NMS)			

2. Input feature map loading:

- An 8×8×32 feature map is loaded for 2048 cycles in **raster-scan** order.
- The size of each pixel is 8 bits (unsigned).
- Raise o op ready to 1 after loading all pixels.
- If o_in_ready is 0, stop input data until o_in_ready is 1.
- The input feature map will be loaded only once at the beginning.




- 3. The first pixel in the display region is **origin**.
 - The default coordinate of the origin is at 0.
 - The size of the display region is $2\times2\times$ depth.


				1	984	198	35 19	86	198	7 19	98	1989	9	1990	1991
			••	1	992	19	93 19	94	199	5 19	99	199	7	1998	1999
		64	65	6	6	67	68	<u> </u>	69	70)	71		2006	2007
Origin ←	0	1	2	3	1,	4	5	 6	5	7	1	79		2014	2015
ong	8	9	10	11	╁		13	Н	\dashv	<u> </u>	ſ	87		2022	2023
	16	17	18	19	╁	20	21	┢	\dashv	<u></u> 23	┨	95		2030	2031
	24	25	26	27	╫	28	29	┢	\dashv	<u></u> 31	ţ	103		2038	2039
	32	33	34	35	+	86	37	┢	\dashv	39	┪	111		2046	2047
	40	41	42	43	+	14	45	4	+	<u>47</u>	┨	119		.•	
	48	49	50	51	╁	; <u> </u>	53	H	+	7, 55	╀	127		••	
					+			⊢	+		┨				
	56	57	58	59	٥	60	61	٥	2	63	╛				

4. Origin shifting:

- Ex. Origin right shift (i_op_mode = 4'b0001).



- If output of display exceeds the boundary, retain the same origin point.




5. Channel depth:

- 3 depths are considered in this design: 32, 16, and 8.
- Default depth is 32.
- The display size will change according to different depth.

Depth	Display size			
32	2 x 2 x 32			
16	2 x 2 x 16			
8	2 x 2 x 8			


6. Scale-down:

- Reduce the channel depth of the display region to next level.
 - **E**x. For channel depth, $32 \rightarrow 16 \rightarrow 8$
- If the depth is 8, retain the same depth.



7. Scale-up:

- Increase the channel depth of the display region to next level.
 - \blacksquare Ex. For channel depth, $8 \rightarrow 16 \rightarrow 32$
- If the depth is 32, retain the same depth.




8. Display:

- For this operation, you have to output the pixels in the display region.
- Set o_out_data [13:8] to 0 and o_out_data [7:0] to the pixel data.
- When i_op_mode = 4'b0111, the pixels are displayed in **raster-scan** order. (For example: $0 \rightarrow 1 \rightarrow 8 \rightarrow 9 \rightarrow 64 \rightarrow 65 \rightarrow ... \rightarrow 1992 \rightarrow 1993$)


channel 31			1 19	84	198	19	1986 1987		198	8 1989	1990	1991	
•••			19	92	199	3 19	94 1	.995	199	6 1997	1998	1999	
channe	el 1	64	65	66	T	67	68	6	9	70	71	2006	2007
channel 0	0	1	2	3	4	ı	5	6	T	7	79	2014	2015
	8	9	10	11	1	2	13	14	1 1	.5	87	2022	2023
	16	17	18	19	2	┿	21	22	+	23	95	2030	2031
	24	25	26	27	2	8	29	30) 3	1	103	2038	2039
	32	33	34	35	3	6	37	38	3 3	9	111	2046	2047
	40	41	42	43	4	4	45	46	6 4	7	119	•••	
	48	49	50	51	5	2	53	54	1 5	55	127		
	56	57	58	59	6	0	61	62	2 6	3			

- The size of display region changes according to the depth.




9. Convolution:

- For this operation, you have to perform convolution in the display region.
- The size of the kernel is $3\times3\times$ depth. The weights in each channel are identical.
- The feature map needs to be zero-padded for convolution.
- The accumulation results should be **rounded to the nearest integer** [2].
 - Do not truncate temporary results during computation.
- After the convolution, you have to output the 4 accumulation results in **raster-scan** order.
- The values of original pixels will not be changed.




- The number of channels that are accumulated during convolution is determined by the depth. For example, accumulate 8 channels if the depth is 8.



10. Median filter operation:


- For this operation, you have to perform median filtering in the first 4 channels of the display region.
- The kernel size of the median filter is 3×3 .
- Perform median filtering on each channel **separately**.
- The feature map needs to be zero-padded for median filter operation.
- After median filtering, you have to output the 2×2×4 filtered results in raster-scan order.
- Set o out data [13:8] to 0 and o out data [7:0] to pixel data.
- The values of original pixels will not be changed.



11. Sobel gradient + non-maximum suppression (NMS):

- Calculate gradient in the first 4 channels of the display region using the Sobel operator and retain only local maxima along the gradient direction.
 - Conduct computations **separately** for each channel.
- The kernel size of the Sobel operator is 3×3 .
- The feature map needs to be zero-padded.
- After computation, you have to output the 2×2×4 results in **raster-scan** order.
- The values of original pixels will not be changed.

- Gradient magnitude



- Gradient direction

$$\theta(x, y) = \tan^{-1} \left(\frac{G_y(x, y)}{G_x(x, y)} \right)$$


$$Gy \qquad \qquad G_x$$

Tangent approximation:

Tangent	Approx. Value	Tangent	Approx. Value
tan 0°	0	tan 112.5°	– tan 67.5°
$\tan 22.5^{\circ}$	$2^{-2} + 2^{-3} + 2^{-5} + 2^{-7}$	tan 135°	– tan 45°
$ an 45^{\circ}$	1	tan 157.5°	– tan 22.5°
tan 67. 5°	$2 + 2^{-2} + 2^{-3} + 2^{-5} + 2^{-7}$	tan 180°	– tan 0°

- Non-maximum suppression (NMS)

- Find the direction $d_k \in \{0^\circ, 45^\circ, 90^\circ, 135^\circ\}$ that is closest to the gradient direction $\theta(x, y)$
- If the value of G(x, y) is less than any of its two neighbors along d_k , then set $G_{NMS}(x, y)$ to 0 (suppression); otherwise, set $G_{NMS}(x, y) = G(x, y)$
- Output $G_{NMS}(x, y)$ in raster-scan order




Example:

If $22.5^{\circ} \le \theta(0,0) \le 67.5^{\circ}$, then compare G(0,0) with its two neighbors along 45° direction, i. e. 0 and G(1,1).


If $112.5^{\circ} \le \theta(0,1) \le 157.5^{\circ}$, then compare G(0,1) with its two neighbors along 135° direction, i. e. 0 and G(1,0).

Sample Waveform

1. Load image data (i_op_mode = 0)



2. Other operations



Submission

1. Create a folder named **studentID** hw3 and follow the hierarchy below

```
r11943006_hw3/
       01_RTL/

    core.v (and other Verilog files)

           - rtl_01.f
        02 SYN/
            syn.tcl
             flist.sv
             core dc.sdc
             Netlist/
                 core_syn.v
                  core_syn.sdf
                 core_syn.ddc
             Report/
                 core syn.area
                  core_syn.timing
        03 GATE/
           rtl 03.f
        report.txt
```

Note: Use lower case for the letter in your student ID. (Ex. r11943006 hw3)

2. Compress the folder studentID_hw3 in a tar file named studentID_hw3_vk.tar (k is the number of version, k = 1, 2, ...)

```
tar -cvf studentID_hw3_vk.tar studentID_hw3
```

TA will only check the last version of your homework.

Note: Use **lower case** for the letter in your student ID. (Ex. r11943006 hw3 v1.tar)

3. Submit to NTU COOL

Grading Policy

- 1. TA will run your code with following format of commands.
 - a. RTL simulation (under **01** RTL)

```
vcs -f rtl_01.f -full64 -R -debug_access+all +v2k +notimingcheck -sverilog +define+tb0
```

b. Gate-level simulation (under 03 GATE)

```
vcs -f rt1_03.f -full64 -R -debug_access+all +v2k +maxdelays -negdelay
+neg_tchk +define+SDF+tb0
```

2. Correctness of simulation: 70% (follow our spec)

Pattern	Description	RTL simulation	Gate-level simulation
tb0	Load + shift + scale + display	5%	5%
tb1	Load + shift + scale + conv.	5%	10%
tb2	Load + shift + median filter	5%	5%
tb3	Load + shift + Sobel + NMS	5%	10%
tb4	All operations (w/o display)	5%	5%
tbh	Hidden patterns	х	10%

3. Performance: 30%

- Performance = Area * Time (μ m² * ns)
 - Time = total simulation time of tb4
 - The lower the value, the better the performance.
- Performance score only counts if your design passes all the test patterns.

4. No late submission is allowed

- Any submissions after the deadline will receive 0 point
- 5. Lose **5 points** for any wrong naming rule or format for submission.
 - Ensure that the submitted files can be decompressed and executed without issues

6. No plagiarism

 Plagiarism in any form is strictly prohibited, including copying from online sources or past assignments

7. Violations of any spec (p.3) incur point penalties

- Negative slack
 - 0 point for gate-level simulations and performance
- Design without SRAM
 - 0 point for gate-level simulations and performance
- Violate other rules but pass all simulations
 - Performance score * 0.7

References

[1] Illustrations for convolution

 $\underline{https://towardsdatascience.com/intuitively-understanding-convolutions-for-deep-learning-1f6f42faee1}$

[2] Rounding to the nearest

https://www.mathworks.com/help/fixedpoint/ug/rounding.html

- [3] R. C. Gonzalez and R. E. Woods, Digital Image Processing, 4th edition, Pearson, 2018.
- [4] Image gradients and Sobel kernels

Image Gradients with OpenCV (Sobel and Scharr)