

DSP in VLSI

HW1

電子所 ICS 組, R13943015, 張根齊

1. First, generate several random sequences with 32 elements $[x_1 \ x_2 \ \dots \ x_{32}]$ in a block between -128 and 127 as your test inputs and prepare as the testbench. (10%)


I use MATLAB to generate N random sequences, where N is user-defined. I write these random sequences to the *PX_DATA_1.dat* file as shown below. Then, I use *readmemb* to read the random sequences into an array in the testbench.

```
testbench.v  Sort4.v  comparator_tree.v  SelectTopK.v  P0_DATA_1.dat  [3]
1 // Pattern 0:
2 01010000 // 80
3 01100111 // 103
4 10100000 // -96
5 01101001 // 105
6 00100001 // 33
7 10011000 // -104
8 11000111 // -57
9 00001100 // 12
10 01110101 // 117
11 01110111 // 119
12 10101000 // -88
13 01111000 // 120
14 01110101 // 117
15 11111100 // -4
16 01001100 // 76
17 10100100 // -92
18 11101011 // -21
19 01101010 // 106
20 01001010 // 74
21 01110101 // 117
22 00100111 // 39
23 10001001 // -119
24 01011001 // 89
25 01101111 // 111
26 00101101 // 45
27 01000001 // 65
28 00111110 // 62
29 11100100 // -28
30 00100111 // 39
31 10101011 // -85
32 00110100 // 52
33 10001000 // -120
34
35 // Pattern 1:
36 11000110 // -58
37 10001011 // -117
38 10011000 // -104
39 01010010 // 82
40 00110001 // 49
41 11010001 // -47
42 01110011 // 115
43 10001000 // -120
44 11110000 // -16
45 11100001 // -31
46 01000011 // 67
47 01001011 // 75
48 10101111 // -81
49 11111101 // -3
50 11110010 // -14
51 00100101 // 37
52 00110101 // 53
53 01000001 // 65
54 11000110 // -58
55 00101110 // 46
56 00100111 // 39
57 10101001 // -87
58 10011110 // -98
59 11111111 // -1
60 01110101 // 117
61 11010111 // -41
62 00010101 // 21
63 10111001 // -71
64 01000000 // 64
65 11000001 // -63
66 00000001 // 1
67 00110010 // 50
68
69 // Pattern 2:
70 01100100 // 100
```

```
45 initial begin
46     $readmemb(`DATA_I_PATH, input_data);
47     $readmemb(`GOLDEN_O_PATH, golden_data);
48 end
```

2. Please use Verilog to implement Sort4. Feed the 4 inputs [x_1 x_2 x_3 x_4] simultaneously in one clock cycle. Observe the outputs to realize sorting among four elements in one group. Use [x_1 x_2 x_3 x_4] as the input and check for the correctness of the function “Sort4”, which can generate sorted output from maximum to minimum as shown in the following Fig. 4. Indicate this function output in the timing diagram of your behavior simulation results. (10%)

In1 to In4 are the inputs of *SelectTopK* (blue block). They are directly fed into *Sort4* as i_A to i_D (red block). *Sort4* generates a sorted output in descending order, labeled as o_A to o_D (yellow block). The function operates correctly, as shown below.



3. Construct the module (SelectTopK) of merge sort to select top 7 among 32 input elements ($[x_1$ x_2 x_3 ... $x_{32}]$) under your control. One example is given as in the following Fig. 5. Use a comparator tree to feed the sorted results from each group and then activate your comparator tree to select top 7 values.

3.1. Draw the block diagram of your own implementation and calculate the number of adders/subtractors/comparators in your block diagram. (20%)


3.2. Show the timing diagram of your behavior simulation results (10%)

3.3. Show the hardware output is correct by comparing it to your Matlab results. (10%)


3.1:

Inputs *In1* to *In4* are fed directly into *Sort4*, which produces four sorted outputs. These outputs are then passed to shift registers. After collecting *Group 0* to *Group 7*, the shift registers are transferred to another set of group registers. Finally, a comparator tree determines the maximum value among the eight groups and outputs it over seven cycles to obtain the top 7 values.


SelectTopK:



comparator_tree:



Sort4:




number of adders/subtractors/comparators


module	Sort4	comparator_tree	Total
#comparator	5	7	12

3.2:

Inputs *In1* to *In4* are fed directly into *Sort4*, which produces four sorted outputs *o_A* to *o_D*. These outputs are then passed to shift registers *shift_group_reg_r*. Waveform is shown as below.



After collecting *Group 0* to *Group 7*, the shift registers *shift_group_reg_r* are transferred to another set of group registers *group_reg_r*. Finally, the comparator tree determines the maximum value among the eight groups and outputs it over seven cycles to obtain the top 7 values. After outputting each element, *group_reg_r* updates its pointer *group_idx_r*, as shown below.



3.3:

I use Matlab to implement the algorithm in software. And compare the software result with hardware result.

Matlab software code:

```
SelectTopK.m  x +
1  input_filename = './TESTBED/pattern/P0_DATA_I.dat';
2  output_filename = './SOFTWARE/result/P0_SOFTWARE_RESULT_0.dat';
3
4  data_file = fopen(input_filename, 'r');
5  output_file = fopen(output_filename, 'w');
6
7  while ~feof(data_file)
8      line = fgetl(data_file);
9      if contains(line, 'Pattern')
10         fprintf(output_file, '%s\n', line);
11         sequence = zeros(1, 32);
12
13         % Read 32 values
14         for i = 1:32
15             line = fgetl(data_file);
16             parts = strsplit(line, ' // ');
17             sequence(i) = str2double(parts{2});
18         end
19
20         % Sorting in chunks of 4
21         group_reg_r = zeros(8, 4);
22         for i = 1:8
23             group_reg_r(i,:) = sort(sequence((i-1)*4+1:i*4), 'descend');
24         end
25
26         % Finding top 7 values iteratively
27         group_idx_r = ones(1, 8);
28         group_idx_valid = ones(1, 8);
29
30
31
32         for i = 1:7
33             % Extract values from group_reg_r using group_idx_r
34             candidates = arrayfun(@(i) group_reg_r(i, group_idx_r(i)), 1:8);
35             % Apply validity mask: if group i is invalid, then group i
36             % should not in comparison. (set group i -inf)
37             valid_candidates = candidates .* group_idx_valid; % Set invalid entries to zero (or use -inf)
38             valid_candidates(group_idx_valid == 0) = -inf; % Set invalid values to -inf for max comparison
39
40             % Find the maximum value and its index
41             [SortOut, Max_idx] = max(valid_candidates);
42
43             % Write top 7 values in binary format
44             bin_str = dec2bin(typecast(int8(SortOut), 'uint8'), 8);
45             fprintf(output_file, '%s // %d\n', bin_str, SortOut);
46
47             % Update group_idx_r and group_idx_valid
48             if group_idx_r(Max_idx) == 4 % already last one
49                 group_idx_valid(Max_idx) = 0;
50             else
51                 group_idx_r(Max_idx) = group_idx_r(Max_idx) + 1;
52             end
53         end
54         fprintf(output_file, '\n');
55     end
56 end
57
58
59
60 fclose(data_file);
61 fclose(output_file);
```

Testbench test pattern selection:

```
1  timescale 1ns/10ps
2  'define PERIOD 100.0
3  'define MAX_CYCLE 100000
4  'define RST_DELAY 2.0
5  'define I1_SOFTWARE
6
7  'ifdef IO_GOLDEN // VERIFY USING GOLDEN DATA
8      'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"
9      'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"
10     'define PAT_LEN 1000
11 'elseif I1_GOLDEN // VERIFY USING GOLDEN DATA
12     'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"
13     'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_GOLDEN_O.dat"
14     'define PAT_LEN 5
15 'elseif IO_SOFTWARE // VERIFY USING SOFTWARE ALGORITHM GENERATE DATA
16     'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"
17     'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P0_SOFTWARE_RESULT_0.dat"
18     'define PAT_LEN 1000
19 'elseif I1_SOFTWARE // VERIFY USING SOFTWARE ALGORITHM GENERATE DATA
20     'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"
21     'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_SOFTWARE_RESULT_0.dat"
22     'define PAT_LEN 5
23 'else
24     'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"
25     'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"
26     'define PAT_LEN 1000
27 'endif
```

I0_SOFTWARE result:

```
INFO: [Wavedata 42-604] Simulation restarted
run all
-----
ALL PASS!
-----
$finish called at time : 801250 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" Line 189
close_sim
```


I1_SOFTWARE result:

```

INFO: [Wavedata 42-604] Simulation restarted
run all
-----
ALL PASS!
-----
$finish called at time : 5250 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" Line 189

```

4. Show that your design can generate required top-7 output in descending order every 8 clock cycles as indicated in Fig. 3 in the timing diagram with proper input signal “BlkIn” and output indicator “OutValid”. If it is too long, please cut it down into several segments to make the numerical expressions in the timing diagram clear. If the numerical expressions are hard to distinguish, correct evaluation may not be 5 given. (30%)



5. Please use Matlab command “sort” to verify your results of your randomly generated sequence and compare to the Verilog simulation results (10%).

Matlab generate test pattern code:

```

1  num_patterns = 5; % Number of random sequences
2  num_elements = 32; % Number of elements per sequence
3
4  data_file = fopen('../pattern/P1_DATA_I.dat', 'w');
5  golden_file = fopen('../pattern/P1_GOLDEN_O.dat', 'w');
6
7  for p = 1:num_patterns
8      fprintf(data_file, '// Pattern %d:\n', p-1);
9      sequence = zeros(1, num_elements);
10     for i = 1:num_elements
11         num = randi([-128, 127]); % Generate a random 8-bit signed integer
12         sequence(i) = num;
13         bin_str = dec2bin(typecast(int8(num), 'uint8'), 8); % Convert to 8-bit binary
14         fprintf(data_file, '%s // %d\n', bin_str, num);
15     end
16     fprintf(data_file, '\n');
17
18     % Extract top 7 golden data (highest values)
19     golden_values = sort(sequence, 'descend');
20     golden_values = golden_values(1:7);
21     fprintf(golden_file, '// Pattern %d:\n', p-1);
22     for j = 1:7
23         bin_str = dec2bin(typecast(int8(golden_values(j)), 'uint8'), 8);
24         fprintf(golden_file, '%s // %d\n', bin_str, golden_values(j));
25     end
26     fprintf(golden_file, '\n');
27 end
28
29 fclose(data_file);
30 fclose(golden_file);

```

Testbench test pattern selection:

```

1  `timescale 1ns/10ps
2  `define PERIOD 100.0
3  `define MAX_CYCLE 100000
4  `define RST_DELAY 2.0
5  `define I1_GOLDEN
6
7  `ifdef I0_GOLDEN // VERIFY USING GOLDEN DATA
8      `define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"
9      `define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"
10     `define PAT_LEN 1000
11 `elseif I1_GOLDEN // VERIFY USING GOLDEN DATA
12     `define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"
13     `define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_GOLDEN_O.dat"
14     `define PAT_LEN 5
15 `elseif I0_SOFTWARE // VERIFY USING SOFTWARE ALGORITHM GENERATE DATA
16     `define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"
17     `define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P0_SOFTWARE_RESULT_O.dat"
18     `define PAT_LEN 1000
19 `elseif I1_SOFTWARE // VERIFY USING SOFTWARE ALGORITHM GENERATE DATA
20     `define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"
21     `define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_SOFTWARE_RESULT_O.dat"
22     `define PAT_LEN 5
23 `else
24     `define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"
25     `define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"
26     `define PAT_LEN 1000
27 `endif

```

I0_GOLDEN result:

```

INFO: [Wavedata 42-604] Simulation restarted
run all
-----
-                ALL PASS!                -
-----
$finish called at time : 801250 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" Line 189

```

I1_GOLDEN result:


```

INFO: [Wavedata 42-604] Simulation restarted
run all

-----
-                ALL PASS!                -
-----

$finish called at time : 5250 ns : File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" Line 189


```

6. Synthesis your design in Q4. Show the number of adders/subtractors/comparators in your design. Sum them up together to see if it matches with your block diagram. (10%)


(Because you may use counters to control your circuits, we will not ask that the two values should be exactly the same. However, there should not be a large difference.)

Clk period: 100ns

Synthesis timing result:



Synthesis utilization result:



Number of adders/subtractors/comparators: 12 (matched)

225	Report Cell Usage:		
226	+-----+-----+-----+		
227		Cell	Count
228	+-----+-----+-----+		
229	1	BUFG	1
230	2	CARRY4	12
231	3	LUT2	2
232	4	LUT3	53
233	5	LUT4	108
234	6	LUT5	86
235	7	LUT6	116
236	8	FDCE	533
237	9	FDPE	8
238	10	IBUF	35
239	11	OBUF	9
240	+-----+-----+-----+		