DSP in VLSI

HW₁

電子所 ICS 組, R13943015, 張根齊


1. First, generate several random sequences with 32 elements $[x1 \ x2 \ ... \ x32]$ in a block between -128 and 127 as your test inputs and prepare as the testbench. (10%)

I use MATLAB to generate N random sequences, where N is user-defined. I write these random sequences to the *PX_DATA_I.dat* file as shown below. Then, I use *readmemb* to read the random sequences into an array in the testbench.

2. Please use Verilog to implement Sort4. Feed the 4 inputs [x1 x2 x3 x4] simultaneously in one clock cycle. Observe the outputs to realize sorting among four elements in one group.

Use [x1 x2 x3 x4] as the input and check for the correctness of the function "Sort4", which can generate sorted output from maximum to minimum as shown in the following Fig. 4. Indicate this function output in the timing diagram of your behavior simulation results. (10%)

In1 to In4 are the inputs of SelectTopK (blue block). They are directly fed into Sort4 as i_A to i_D (red block). Sort4 generates a sorted output in descending order, labeled as o_A to o_D (yellow block). The function operates correctly, as shown below.




3. Construct the module (SelectTopK) of merge sort to select top 7 among 32 input elements ([x1 x2 x3 ... x32]) under your control. One example is given as in the following Fig. 5. Use a comparator tree to feed the sorted results from each group and then activate your comparator tree to select top 7 values.

- 3.1. Draw the block diagram of your own implementation and calculate the number of adders/subtractors/comparators in your block diagram. (20%)
- 3.2. Show the timing diagram of your behavior simulation results (10%)
- 3.3. Show the hardware output is correct by comparing it to your Matlab results. (10%)


3.1:

Inputs *In1* to *In4* are fed directly into *Sort4*, which produces four sorted outputs. These outputs are then passed to shift registers. After collecting *Group 0* to *Group 7*, the shift registers are transferred to another set of group registers. Finally, a comparator tree determines the maximum value among the eight groups and outputs it over seven cycles to obtain the top 7 values.


SelectTopK:



comparator_tree:



Sort4:




number of adders/subtractors/comparators


module	Sort4	comparator_tree	Total
#comparator	5	7	12

3.2:

Inputs *In1* to *In4* are fed directly into *Sort4*, which produces four sorted outputs *o_A* to *o_D*. These outputs are then passed to shift registers *shift_group_reg_r*. Waveform is shown as below.



After collecting *Group 0* to *Group 7*, the shift registers *shift_group_reg_r* are transferred to another set of group registers *group_reg_r*. Finally, the comparator tree determines the maximum value among the eight groups and outputs it over seven cycles to obtain the top 7 values. After outputting each element, *group_reg_r* updates its pointer *group_idx_r*, as shown below.



I use Matlab to implement the algorithm in software. And compare the software result with hardware result.

Matlab software code:

```
SelectTopK.m × +
                   input_filename = '../TESTBED/pattern/P0_DATA_I.dat';
output_filename = '../SOFTWARE/result/P0_SOFTWARE_RESULT_O.dat';
                   data_file = fopen(input_filename, 'r');
output_file = fopen(output_filename, 'w');
                  while ~feof(data_file)
    line = fgetl(data_file);
                          if contains(line, 'Pattern')
  fprintf(output_file, '%s\n', line);
  sequence = zeros(1, 32);
10
11
13
14
15
                                  % Read 32 values
                                 % Read 32 values
for i = 1:32
    line = fgetl(data_file);
    parts = strsplit(line, ' // ');
    sequence(i) = str2double(parts{2});
18
19
20
21
                                 % Sorting in chunks of 4 group_reg_r = zeros(8, 4); for i = 1:8
22
                                           group\_reg\_r(i,:) = sort(sequence((i-1)*4+1:i*4), 'descend');
25
26
27
                                  % Finding top 7 values iteratively
group_idx_r = ones(1, 8);
group_idx_valid = ones(1, 8);
28
29
30
31
                                 for i = 1:7

% Extract values from group_reg_r using group_idx_r
candidates = arrayfun(@(i) group_reg_r(i, group_idx_r(i)), 1:8);

% Apply validity mask: if group i is invalid, then group i|
% should not in comparison. (set group i -inf)
valid_candidates = candidates .* group_idx_valid; % Set invalid entries to zero (or use -inf)
valid_candidates(group_idx_valid == 0) = -inf; % Set invalid values to -inf for max comparison
32
33
34
35
36
37
38
39
40
41
                                      % Find the maximum value and its index
[SortOut, Max_idx] = max(valid_candidates);
42
                                        % Write top 7 values in binary format
bin_str = dec2bin(typecast(int8(Sort0
                                                           = dec2bin(typecast(int8(SortOut),
45
                                          fprintf(output_file, '%s // %d\n', bin_str, SortOut);
                                          % Update group_idx_r and group_idx_valid
if group_idx_r(Max_idx) == 4 % already last one
48
49
50
51
                                                  group_idx_valid(Max_idx) = 0;
                                                   group_idx_r(Max_idx) = group_idx_r(Max_idx) + 1;
52
53
54
55
56
57
58
59
60
                                   fprintf(output_file, '\n');
                    fclose(data_file);
                   fclose(output_file);
```

Testbench test pattern selection:

```
timescale ins/10ps
define PERIOD 100.0

define MAX_CYCLE 100000

define RST_DELAY 2.0

define RST_DELAY 2.0

define RST_DELAY 2.0

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"

define GOLDEN 0_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_0.dat"

define GOLDEN 0_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"

define GOLDEN 0_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"

define GOLDEN_0_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_GOLDEN_0.dat"

define GOLDEN_0_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"

define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"

define PAT_LEN SO
```

10 SOFTWARE result:

I1 SOFTWARE result:

```
☐ INFO: [Wavedata 42-604] Simulation restarted

☐ run all

☐ - ALL PASS!

☐ $finish called at time: $250 ns: File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" Line 189
```

4. Show that your design can generate required top-7 output in descending order every 8 clock cycles as indicated in Fig. 3 in the timing diagram with proper input signal "BlkIn" and output indicator "OutValid". If it is too long, please cut it down into several segments to make the numerical expressions in the timing diagram clear. If the numerical expressions are hard to distinguish, correct evaluation may not be 5 given. (30%)



5. Please use Matlab command "sort" to verify your results of your randomly generated sequence and compare to the Verilog simulation results (10%).

Matlab generate test pattern code:

```
HW1.m ×
                +
                              % Number of random sequences
          num_elements = 32; % Number of elements per sequence
          data_file = fopen('../pattern/P1_DATA_I.dat', 'w');
          golden_file = fopen('../pattern/P1_GOLDEN_0.dat', 'w');
         for p = 1:num patterns
              fprintf(data_file, '// Pattern %d:\n', p-1);
              sequence = zeros(1, num_elements);
              for i = 1:num_elements
10
                  num = randi([-128, 127]); % Generate a random 8-bit signed integer
11
                  sequence(i) = num:
12
                  bin_str = dec2bin(typecast(int8(num), 'uint8'), 8); % Convert to 8-bit binary
13
                  fprintf(data_file, '%s // %d\n', bin_str, num);
14
15
              end
              fprintf(data_file, '\n');
16
17
             % Extract top 7 golden data (highest values)
18
              golden_values = sort(sequence, 'descend');
golden_values = golden_values(1:7);
19
20
              fprintf(golden_file, '// Pattern %d:\n', p-1);
21
22
              for j = 1:7
                  bin_str = dec2bin(typecast(int8(golden_values(j)), 'uint8'), 8);
23
24
                  fprintf(golden\_file, '\%s \ // \ \%d\ ', \ bin\_str, \ golden\_values(j));
25
26
              fprintf(golden_file, '\n');
          end
27
28
29
          fclose(data_file);
          fclose(golden_file);
```

Testbench test pattern selection:

```
'define PERIOD 100.0

'define PERIOD 100.0

'define MEX_CYCLE 100000

'define RST_DELAY 2.0

'define RST_DELAY 2.0

'define I_GOLDEN // VERIFY USING GLODEN DATA

'define GOLDEN // VERIFY USING GLODEN DATA

'define DATA I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"

'define DATA I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_DATA_I.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P1_GOLDEN_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_DATA_I.dat"

'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P0_SOFTWARE_RESULT_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_DATA_I.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_SOFTWARE_RESULT_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_SOFTWARE_RESULT_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_SOFTWARE_RESULT_O.dat"

'define DATA_I_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/SOFTWARE/result/P1_SOFTWARE_RESULT_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"

'define GOLDEN_O_PATH "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/pattern/P0_GOLDEN_O.dat"
```

I0_GOLDEN result:

I1_GOLDEN result:

```
☐ INFO: [Wavedata 42-604] Simulation restarted

☐ run all


☐ ALL PASS!

☐ $finish called at time: 5250 ns: File "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW1/TESTBED/testbench.v" Line 189
```


6. Synthesis your design in Q4. Show the number of adders/subtractors/comparators in your design. Sum them up together to see if it matches with your block diagram. (10%) (Because you may use counters to control your circuits, we will not ask that the two values should be exactly the same. However, there should not be a large difference.)

Clk period: 100ns

Synthesis timing result:



Synthesis utilization result:



Number of adders/subtractors/comparators: 12 (matched)

225	Repor	t Cell Usa	ige:	:
226	+	+	-+	+
227	1	Cell	Count	
228	+	+	+	+
229	1	BUFG	1	1
230	12	CARRY4	1	12
231	3	LUT2	1	2
232	4	LUT3	1	53
233	5	LUT4	1	108
234	16	LUT5	1	861
235	17	LUT6	1	116
236	18	FDCE	1	533
237	19	FDPE	1	81
238	10	IBUF	1	35
239	11	OBUF	1	91
240	+	+	+	+