

- 1 The voltage through the resistive part of the circuit is 3V.

$$\left(\frac{1}{1k} + \frac{1}{2k}\right)^{-1} = 667 \Omega \quad I = V/R$$


$$667 + 500 \Omega = R_{total}$$

$$3/1167 = 0.00257 = 2.57 \text{ mA}$$


- 5 NOT



AND



OR




XOR

$$AB' + A'B$$

$$\rightarrow ((A'+B) \cdot (A+B'))'$$

$$\rightarrow ((AB')' \cdot (A'B)')'$$



In retrospect this is more of a difficulty 4 question.

- 7

$$\begin{array}{r} 1111 \\ 10101110 \\ + 01111000 \\ \hline 100100110 \end{array} \rightarrow \begin{array}{r} 10101110 \\ 01010001 \\ \downarrow \\ 01010010 \\ 01010010 \\ + 01111000 \\ \hline 11001010 \end{array}$$

"overflow"
Intended.
2's complement is designed to work in this manner.

don't do this!

- 2

$$1k + 1k \text{ (parallel)} \rightarrow 500 \Omega$$

$$2k + 500 \text{ (series)} \rightarrow 2.5k \Omega$$

$$2.5k + 2.5k \text{ (parallel)} \rightarrow 1.25k \Omega$$

$$1.25k + 250 \text{ (series)} \rightarrow 1.5k \Omega = R_{total}$$

$$I_{total} = 3.33 \text{ mA}$$

* Resistance in both branches is the same, so current is split in half.

$$P = I^2 R \quad P = (1.67 \text{ mA})^2 \cdot 2.5k \Omega = 6.97 \text{ mW}$$

- 3

$$A + 0 = A$$

$$A + A' = 1$$

$$0 \cdot 1 = 0$$

$$A \cdot A' = 0$$

$$A \oplus A' = 1$$

$$1 \oplus A = A'$$

- 4

$$AB + BC =$$

$$B(A+C)$$

$$AB'C + ABC' =$$

$$A(B \oplus C)$$

$$A + AB + ABC =$$

$$A(1 + B(1+C))$$

$$AB'(C'+D) + A'B(C'+D) =$$

$$(A \oplus B)(C'+D)$$

$$AB + A'B' =$$

$$(A \oplus B)'$$

$$(A+C)' + A'B =$$

$$A'C' + A'B =$$

$$A'(B+C')$$

$$A(B'CD)' =$$

$$A(B+C'+D')$$

8

$$\begin{aligned}
 111_{10} &= 10 \times 3 = 30 \\
 110111_2 &= 7 \times 2 = 14 \\
 157_8 &= 8 \times 3 = 24
 \end{aligned}$$

economy

$$\begin{aligned}
 73_{10} & \\
 2201_3 &= 4 \times 3 = 12 \\
 49_{16} &= 16 \times 2 = 32
 \end{aligned}$$

9

$$\begin{aligned}
 &\begin{array}{r} 11 \\ 100 \\ -11 \\ \hline 101 = 5 \end{array} \quad \begin{array}{r} 101 \\ \times 100 \\ \hline 000 \\ 000 \\ \hline 10100 = 20 \end{array} \\
 &\begin{array}{r} 111 \\ 1011 \\ + 1101 \\ \hline 11000 = 24 \end{array} \quad \begin{array}{r} 101 \\ + 101 \\ \hline 10100 = 20 \end{array}
 \end{aligned}$$

ALT: $4 = 2^2$ (Shift left 2)
 $101 \rightarrow 10100$

IS/4: shift right 2
 $1111 \rightarrow 11 = 3$ (floored)

10

$$\begin{aligned}
 150_8 &\left\{ \begin{array}{l} 1101000_2 \\ 104_{10} \\ 68_{16} \end{array} \right. \\
 CF_{16} &\left\{ \begin{array}{l} 11001111_2 \\ 317_8 \\ 207_{10} \end{array} \right. \\
 &\text{etc.,}
 \end{aligned}$$

11

BA	00	01	11	10
00	0	0	X	1
01	1	1	X	0
11	X	0	0	1
10	X	0	1	X

E'

BA	00	01	11	10
00	1	0	X	1
01	0	X	0	0
11	1	0	0	1
10	X	0	X	X

E

$$F = C'B + DA' + EC'A' + E'D'CB'$$

12 While I will not show the full map and reduction, the best formula I could find was (for a UVWX YZ plot)...

$$\begin{aligned}
 F = &u'(w'x'y'z' + wxz) + vx(y'z + uw') \\
 &+ (u \oplus v)yz + uw(xz' + x'y)
 \end{aligned}$$

Y2	00	01	11	10
00	1	X	0	X
01	X	0	X	0
11	0	1	X	0
10	X	0	0	0


uv = 01

Y2	00	01	11	10
00	X	0	X	0
01	0	0	X	0
11	1	X	1	X
10	0	0	X	X

uv = 11

A better reduction may be possible but is unlikely to be more than a marginal improvement.

13 The value is 982407.
The third group was wrong.




14 Option B


15 You can add D^1C^1A . This redundancy reduces the likelihood of a static hazard by providing additional checks on the same logic.

		BA			
DC		00	01	11	10
00		1	1	1	0
01		1	1	0	0
10		0	0	0	0
11		0	0	1	0

16 Manchester



Unipolar RZ



Note that this is inertial. If the values change again before the delay, any modification is negated. This chart would look much different for transport delay.

18 Forgot to include the circuit! That's my bad.

19


$$F_1 = DBA + CB'$$

* Putting DB' here would be incorrect, as they reduce to 0, and 0 has no effect on a canonical sum.

$$F_2 = DBA + C'BA'$$

* Because one of the minterms would be $p'CAA'$, this minterm cannot exist, and reduces to 0.

22



$$B(C+D)' = 1(0+0)' = \underline{1}$$

20

Inputs would be **A-0-A-1-A-0-A-A**
from m_0 to m_7 .

21

D	C	B	A	f
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

* Because these equations are based on B, filling out the table for f is less straightforward. You must take DCA as the selector bits.

23 D <= not A and B after 10 ns;
 E <= A or B;
 F <= not C after 10 ns;
 G <= D or (E or F);

24 ~~0101011~~ → 0101010
~~1101111~~ → 1111111
~~0010011~~ → 0110011
~~0001000~~ → 0000000

25 From C₀ → C₇...
 10111000 (odd)


26

D Flip-Flop			JK Flip-Flop			SR Latch		
Q	Q ⁺	D	Q	Q ⁺	J K	Q	Q ⁺	S R
0	0	0	0	0	0 X	0	0	0 X
0	1	1	0	1	1 X	0	1	1 0
1	0	0	1	0	X 1	1	0	0 1
1	1	1	1	1	X 0	1	1	X 0

*Note that, unlike set/reset on D flip-flops, an SR latch is not inverted. You still can't have both set and reset active. The resultant behavior is undefined.

27 A debouncer is fundamentally set up like an SR latch, with the differences being that S and R are inverted. SR latches store 1-bit memory. When we tap one resistor, S = 1 and R = 0, so Q goes low (remembers, inverted). Then, when we tap the other (with the ground), S = 0 and R = 1, so Q goes high.

28



You need only 2 D Flip-Flops for this.

31


The associated equations are ...

$$J_0 = K_0 = A'$$

$$J_1 = K_1 = Q_0' + A$$

$$J_2 = K_2 = Q_1 A + Q_1' Q_0' A'$$

29



32

First: INV

Second: OR


Third: AND

30

Q_2	Q_1	Q_0	X	Q_2^+	Q_1^+	Q_0^+	Y
0	0	0	0	1	0	0	0
0	0	0	1	0	0	1	0
0	0	1	0	1	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	1	1	0
0	1	0	1	1	1	0	0
0	1	1	0	1	0	1	0
0	1	1	1	0	0	1	1
1	0	0	0	1	0	1	0
1	0	0	1	0	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	0	0	1	1
1	1	0	0	1	0	0	1
1	1	0	1	1	1	0	0
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

33 T, F, F, F, F

34 This is an AND gate.
OR gate shows...



- 35 i. 0000
ii. 1100
iii. 0001
iv. 1001
v. 1100

1100

37 Left as an exercise. If anybody actually did this, show me what you got.

36 $Q_3^+ = \overline{Q_2 \oplus Q_0}$

0000	0010	0101
↓	↓	↓
1000	1001	1010
↓	↓	↓
1100	0100	1101
↓	↓	↓
0110	0010	1110
↓	↓	↓
0011	1111	0111
↓	↓	↓
0001	1111	1011
↓	↓	↓
0000		0101

38

Set to 20 kHz.
Based on Nyquist criterion.

39

step	c	Reg B	Reg Q	
0	0	0 0 0 0	0 1 0 1	
1	0	1 0 1 0	0 1 0 1	Add
2	0	0 1 0 1	0 0 1 0	Shift
3	0	0 1 0 1	0 0 1 0	NoS
4	0	0 0 1 0	1 0 0 1	Shift
5	0	1 1 0 0	1 0 0 1	Add
6	0	0 1 1 0	0 1 0 0	Shift
7	0	0 1 1 0	0 1 0 0	NoS
8	0	0 0 1 1	0 0 1 0	Shift
				<u>Done</u>

* Reg A = 1010

$$0011 \ 0010 = 50 \quad \checkmark$$

$$5 \times 10 = 50$$

40

F, T, F, F, F, F, T