


Digital logic design

Half adder



Truth Table

A	B	carryout	sum
		$A \text{ and } B$	$A \text{ xor } B$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{Carry out} = A \cdot B$$

My HDL

$\text{carryout.next} = \text{ANDgate}(z, A, B)$

$\text{sum.next} = \text{XORgate}(z, A, B)$


Binary multiplication

$$\begin{array}{r} 0000\ 01 \\ 0101 \\ \hline 00000 \\ 00000 \\ 100100 \\ + 0000000 \\ \hline 0110011 \end{array}$$

Question: why do we not need to load lower bounds but we have to load upper bound for Mextensions, Mul, Mult...?

IEEE Half precision

-12.5



Sign = Negative = 1

12 = 1100

.5 = .1

1100.1 move up to first 1

3 2 1

1,1001 x 2³

Bias = 15 3 + 15 = 18 = 10010

Sign: 1

Exponent: 10010

Fraction: 1001000000

1 10010 1001000000 Convert to Hex = CA40

0x8888 to Half precision

0x8888 = 1000100010001000

1000100010001000

1 = Negative

00010 = 2 - 15 = -13

0010001

11.001001 · 2⁻¹³

write RISC V code

at[i] = at[i] · 9.0 # at[i] is float and s2 i = 53

addi t0, zero, 9

fcvtb.s.w fto, t0 # fto = 9.0

slli t1, s3, 2

add t1, t1, s2

flw fti, 0(t1)

fma.s fti, fti, fto

fsw fti, 0(t1)

performance

PC	Instruction	Add	ALU	D-memory	Control
40ns	30ns	20ns	60ns	50ns	20ns

1. Min CPU time

2. Min something

3. clock rate

4. ?

Average CPI

CPI 4 40%

CPI 5 5%

CPI 4 5%

CPI 3 30%

CPI 2 20%

$$4 \cdot .4 + 5 \cdot .05 + 4 \cdot .05 + 3 \cdot .3 + 2 \cdot .2 = 3.35$$

who is faster, X or Y?

X: CPI: 1 CPU time: 270

Y: CPI: 1.5 CPU time: 400

Amdahl's law

How to make overall speed 3X faster?

Answer: 80% why? JDL

pipelining

what is ALUSrc for Add? 0

what is MemtoReg for lw? 1

If ALUSrc is stuck at 0 what commands wouldn't work? lw, sw

what commands don't care about MemtoReg? sw, beq

How to do this? use table:

Generating control signals from opcode

Inst.	ALUSrc	MemtoReg	Reg Write	Mem Read	Mem Write	Branch	ALU Op
R-type	0	0	1	0	0	0	10
lw	1	1	1	1	0	0	00
sw	1	X	0	0	1	0	00
beq	0	X	0	0	0	1	01

Inst.	ALU Src	MemtoReg	Reg Write	Mem Read	Mem Write	Branch	J	JR
JAL	X	0	1	0	0	0	1	0
JALR	X	0	1	0	0	0	1	1

Given code:

lw x1, 0(x1)

sub ...

and ...

or ...


add ...

Where is and? EX

Where is lw storing

its write? X1

...



Non forwarding Implementation

lw $x1, 0(x2)$

add $x3, x1, x2$

sw $x3, 0(x2)$

Forwarding Implementation