
Digital legic design

Half adder



Truth Table

A	B	carryout	SUM
		A crud B	A XON B
Ø	0	0	0
- O	1	0	1
1	0	Ō	
1	1		U

Carryon+= A·B

MyHOL

Carryout, next = AND gate (Z, A, B)

sum. next = XOrgate (z, A, B)

Binary multiplication

Question: Why do we not need to load lower bounds but we have so load upper bound for Mextensions, Mul, Mulc...?

LEEE Half precision 6:45 10 Fraction Sign = Negative = 1 12 = 1100 5 = 1 [100,1 move up to fins+1 1,1001 x 23 Bias=15 3+15=18=10010 59n:1 Exponent: 10010 FACHON: 1001000000 1 10010 100 (000000 Convert to Hex = CA40 DX 8888 to Half precision 0 x 88 88 = [000 | 000 | 000 | 000 [000/000/000/000 1 = Negative 00010-2-15=-13 000000 11.001001.2-13 write riscu code af[i] = af[i]. 9.0 H af[i] is float and 52 i=53 addi to, zero, 9 fcub. s. w fto, to # ff0 = 9,0 sch 61,53,2 add 61, £1, 92 flw fti, OCE1) fma1.5 f61, f61, f60 f5W (f1, OC41)

performence

PC	Imen	Add	ALO	D-Mean	Control	
Yons	30ng	20ng	bons	50ns	20 ns	

1. Min Cpu sime

2. Min Something 3. Clock rate

4, 2,

Average CPI

Cpi 4 40%

Cpi 5 5%

Cpi 4 5%

Cpi 3 30%

Cpi 2 20%

Who is faster, X or Y?

X', CpI; 1 Cpu time; 270

C! CpJ: 1.5 Cpu time: 400

Am dahls law
How to make overall speed 3x faster?,
Answer! 80% why? IDX

pipelining

what is Alusro for Add? O

what is mentaleg for [w?]

If Alusrc is stuck at Duhat commands

wouldn't work? [w, sw

what commands don't care about memto reg? Sw, bea

How to do this ? use table;

Generating control signals from opcode

Inst.	ALUSrc	Memto Reg	Reg Write	Mem Read	Mem Write	Branch	ALU Op
R-type	0	0	1	0	0	0	10
lw	1	1	1	1	0	0	00
sw	1	X	0	0	1	0	00
beq	0	X	0	0	0	1	01

Inst.	ALU Src	Memto Reg	Reg Write	Mem Read	Mem Write	Branch	J	JR
JAL	X	0	1	0	0	0	1	0
JALR	X	0	1	0	0	0	1	1

Given code:

[W X(, O(51)

5 46 ...


And - - -

or ..

add..

Where is and ? EX where is Iw storing its write? X1

• • •



Non forwarding Implementation

[W X1, O(X2)

add X3, X1, X2

SW X3, O(X2)

Forwarding Implementation