
## Exam 2

Computer Architecture

•

### Digital Logic



	142	


Operator Dig			gital logic design			
AND				$X \cdot Y$		
OR			X + Y			
NO	TC			X		
XC	XOR		3	$X \oplus Y$		
	X	Y		Z	F	
0	0	0		0	0	
1	0	0		1	1	
2	0	1		0	1	
3	0	1		1		
4	1	0		0	1	
5	1	0		1	0	
6	1	1		0	0	
7	1	1		1	1	

# resut next= MyHDL stuff Implementing small circuits in myHDL. Implement a mux Simple logic gates mux71 mux lout, next zopt!

#### Multiplication

 Take the top number (multiplicand) and write it out each time there is a 1 in the multiplier ex:

```
00001000
                               Product
                           00000000
×
                00000000 = 00001000
               00001000 =
                           00001000
               00001000
                           00001000
             + 00001000 = 01001000
   01001000
```




#### Register Values in a 4-bit Multiplier

Iteration	Multiplicand	Multiplier	Product
0(load)	0000 1000	1001	0000 0000
1	0001 0000	0100	0000 1000
2	0010 0000	0010	<b>)</b> 0000 1000
3	0100 0000	0001	<b>&gt;</b> 0000 1000
4	1000 0000	0000	0100 1000

#### Decimal->Binary

Decimal	Binary
0.8	0.
0.8 * 2 = 1.6	0.1
0.6 * 2 = 1/2	0.11
0.2*2 = 0.4	0.110
0.4 * 2 = 0.8	0.1100
0.8 * 2 = 1.6	0.11001
Continue	0.1100110011001100









0 : non-negative 1: negative excess-k representation or biased representation

Bits after the binary point
There is a hidden 1 before the point!

value = 
$$(-1)^S \times (1. Fraction) \times 2^E$$

Exponent is in excess-127 representation. The Bias = 127.

$$EncodedExponent = ActualExponent + 127$$

#### Floating-point Extension RISC-V

flw fsw	f8, <u>0(sp</u> f8, 4(sp	
fld fsd	f9, 8(s1 f9, 16(s	
FP Registers	Name	Usage
f0 - f7	ft0 - ft7	FP temporary registers. Not preserved
f8 - f9	<u>fs</u> 0 - fs1	Callee saved registers. Preserved
f10 - f11	fa0 - fa1	First 2 arguments. Return values. Not preserved
f12 - f17	fa2 - fa7	6 more arguments. Not preserved
f18 - f27	fs2 - <u>fs1</u> 1	Callee saved registers. Preserved
f28 - f31	ft8 - ft11	FP temporary registers

• Single-precision arithmetic

```
fadd.s, fsub.s, fmul.s, fdiv.s, fsqrt.s
```

# 
$$f0 = f1 + f6$$
  
fadd.s f0, f1, f6

Double-precision arithmetic
 fadd.d, fsub.d, fmul.d, fdiv.d, fsqrt.d

#### Performance Equations



CPU Time = Clock Cycles × Clock Cycle Time


Number of clock cycles

CPU Time = 
$$\frac{\text{Clock Cycles}}{\text{Clock Rate}}$$

Performance = 
$$\frac{1}{\text{CPU Time}}$$

$$CPI = \frac{Clock Cycles}{Instruction Count}$$

$$n = \frac{\text{Performance}_x}{\text{Performance}_y} = \frac{\frac{1}{\text{ExecutionTime}_x}}{\frac{1}{\text{ExecutionTime}_y}} = \frac{\text{ExecutionTime}_y}{\text{ExecutionTime}_x}$$





CPU Time = Instruction Count  $\times$  CPI  $\times$  Clock Cycle Time

1


clock cycles


$$Speedup = \frac{CPU Time_{before\_enhancement}}{CPU Time_{after\_enhancement}}$$



Processors Add Sum Adder2 Adder1 Branch MemRead Instruction [6-0] MemtoReg ALUOp MemWrite **NextPC** RegWrite Instruction [19-15] Read Read address register 1 Read Instruction [24-20] data 1 Zero register 2 Instruction [31-0] ALU ALU result Address Read data Read data 2 Instruction [11-7] Instruction register memory Write data Registers Write Data data memory Instruction [31-0] Imm control ALU operation Instruction [30,14-12]

#### Designing Single Cycle Processors







#### Processor Signals


Signal name	Effect when deasserted	Effect when asserted
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, 12 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.


#### Generating control signals from opcode

Inst.	ALUSrc	Memto Reg	Reg Write	Mem Read	Mem Write	Branch	ALU Op
R-type	0	0	1	0	0	0	10
lw	1	1	1	1	0	0	00
sw	1	X	0	0	1	0	00
beq	0	X	0	0	0	1	01


Inst.	ALU Src	Memto Reg	Reg Write	Mem Read	Mem Write	Branch	J	JR
JAL	X	0	1	0	0	0	1	0
JALR	X	0	1	0	0	0	1	1

#### **Pipelines**





- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register
- IF/ID
  - PC, Instruction
- ID/EX
  - PC
  - Read data 1, Read data 2, immd, funct3, and rd
  - Control signals
- EX/MEM
  - Read data 2, rd, MemRead, MemWrite, Branch, RegWrite, and MemtoReg
  - ALU result and Zero, Branch target address, Write register
- MEM/WB
  - ALU result, rd, RegWrite, and MemtoReg
  - Mem read data





Hazards



- Pipeline Hazards
  - Structural hazards: attempt to use the same resource by two different instructions at the same time
  - Data hazards: attempt to use data before it is ready
    - An instruction's source operand(s) are produced by a prior instruction still in the pipeline
  - Control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
    - branch and jump instructions, exceptions

#### Forwarding





10