




UART Tx Implementation

Chipions26 - Phase 1 Project



Team Members - G5

Name

AbdulRahman Mansour Mohamed Atallah Sahar Sallam Muhammed Qasem





1 Introduction

Universal Asynchronous Receiver/Transmitter (UART) is a hardware communication protocol that facilitates asynchronous serial communication between devices. It is widely used in embedded systems, microcontrollers, and serial communication interfaces.

1.1 Key Features

- 1. **Asynchronous Communication:** UART does not require a shared clock signal between the transmitting and receiving devices, which simplifies the wiring.
- 2. **Full-Duplex Communication:** UART supports simultaneous two-way communication via separate transmit (TX) and receive (RX) lines.
- 3. Simple Interface: Typically requires only two data lines (TX and RX), in addition to ground (GND)

2 Operation

In the UART Protocol data is transmitted in frames consisting of the following states:

- 1. Idle State: The TX line is high when no data is being transmitted.
- 2. Start Bit: The TX line goes low to indicate the start of a transmission.
- 3. **Data Bits:** The transmitter sends the data bits sequentially.
- 4. Parity Bit (if used): The transmitter sends the parity bit.
- 5. **Stop Bits:** The TX line goes high for the duration of the stop bits.
- 6. **Return to Idle:** The TX line remains high until the next frame starts.




Figure 1: UART Tx Operation

• Note: The LSB(Least Significant Bit) of the data is always transmitted first





3 Architecture

The UART transmitter circuit is suppose to serialize parallel data and transmit it over a single communication line. The architecture consists of several key components that work together to achieve this functionality. These components are: (Parity Generator, Frame Generator, Baud Rate Generator, Parallel-In-Serial-Out Shift Register, UART Transmitter[Top Module])




Figure 2: UART Tx Architecture

1. Parity Generator ("parity"):

- Generates the parity bit based on the selected parity type (none, odd, even, or parallel odd).
- Takes the input data and parity type as inputs.
- Outputs the calculated parity bit.

2. Frame Generator ("frame_gen"):

- Constructs the data frame to be transmitted, including start bit, data bits, parity bit, and stop bits.
- Inputs include the data to be transmitted, parity bit, parity type, stop bits, and data length.
- Outputs the constructed frame.

3. Baud Rate Generator ("baud_gen"):

- Generates the baud rate clock signal for controlling the transmission speed.
- Takes the system clock and selected baud rate as inputs.
- Outputs the baud rate clock signal.

4. Parallel-In Serial-Out Shift Register (piso):

- Serializes the parallel data frame and outputs it bit by bit based on the baud rate clock.
- Inputs include the data frame, parity type, stop bits, data length, send signal, baud rate clock, and reset signal.
- Outputs the serialized data, parallel parity output, transmission status, and completion signal.

5. UART Transmitter ("uart_tx"):

- The top-level module that integrates all the submodules and controls the data transmission process.
- Inputs include data, control signals (such as parity type, baud rate, etc.), and a clock signal.
- Outputs the serialized data (data_out), parity output (p_parity_out), transmission status (tx_active), and completion signal (tx_done).





4 Implementation

This section includes a Verilog implementation of a UART Transmitter along with testbenches and the output waveforms.

4.1 Parity Generator

4.1.1 Verilog Code

```
module parity (
          input rst,
 2
          input [7:0] data_in,
 3
          input [1:0] parity_type,
 4
 5
          output reg parity_out
     );
 6
          wire parity;
 8
          assign parity = ^data_in; // 1 if parity is odd, 0 if parity is even
9
10
11
          always @(negedge rst)
12
          begin
              if (~rst) begin
13
14
              parity_out = 1'b0;
15
              end
          end
16
17
          always@(*)
18
19
          begin
           begin
20
                   case (parity_type)
21
22
                       2'b00: // No parity
                                    parity_out = 1'b0; // 0 NO ERROR , 1 ERROR
23
                       2'b01: // Odd parity
24
                           begin
25
                               if (parity)
26
                                    parity_out = 1'b0;
27
                               else
28
29
                                    parity_out = 1'b1;
                           end
30
                       2'b10: // Even parity
31
32
                           {\tt begin}
                               if (parity)
33
34
                                    parity_out = 1'b1;
35
36
                                    parity_out = 1'b0;
                           end
37
38
                       2'b11:
                                  // Odd parity (parallel)
39
                           begin
40
41
                               if (parity)
                                    parity_out = 1'b0;
42
43
                                else
                                    parity_out = 1'b1;
44
                           end
45
46
                       endcase
              end
47
48
49
          end
50
51
     endmodule
52
```





```
timescale ins/ins
     module parity_tb;
2
3
               rst tb:
4
     reg
5
     reg [7:0] data_in_tb;
6
     reg [1:0] parity_type;
7
     wire
               parity_out_tb;
9
10
     wire parity_tb;
     assign paraty_tb = ^ data_in_tb ;
11
12
     parity dut(
13
         .data_in(data_in_tb),
14
         .rst(rst_tb),
15
16
         .parity_type(parity_type),
          .parity_out(parity_out_tb)
17
     );
18
19
20
     initial
      begin
21
         rst_tb= 1'b0;
22
23
         #10 rst_tb = 1'b1;
24
         $display(" TEST 1 00 test " );
25
         #10 parity_type = 2'b00;
26
         data_in_tb = 8'b00010111;
27
             if (parity_out_tb == 1'b0 ) $display("test 1 succeded");
28
              else $display("test 1 failed paraty out = %b ",parity_out_tb);
29
30
         $display(" TEST 2 01 test " );
31
32
         #10 parity_type = 2'b01;
         data_in_tb = 8'b00001111;
33
              if (parity_out_tb == 1'b0 && paraty_tb==1'b1 ) $display("test 2 succeded");
              else $display("test 2 failed paraty out = %b and paraty = ",parity_out_tb ,paraty_tb);
35
36
37
         $display(" TEST 3 01 test " );
         #10 parity_type = 2'b01;
38
         data_in_tb = 8'b00001101;
39
40
              if (parity_out_tb == 1'b1 && paraty_tb==1'b0 ) $display("test 3 succeded");
41
             else $display("test 3 failed paraty out = %b and paraty = ",parity_out_tb ,paraty_tb);
42
43
         $display(" TEST 4 10 test " );
44
         #10 parity_type = 2'b10;
45
         data_in_tb = 8'b00001111;
46
47
             if (parity_out_tb == 1'b1 && paraty_tb==1'b1 ) $display("test 4 succeded");
             else $display("test 4 failed paraty out = %b and paraty = ",parity_out_tb ,paraty_tb);
48
49
         $display(" TEST 5 10 test " );
50
51
         #10 parity_type = 2'b10;
         data_in_tb = 8'b00001101;
52
              if (parity_out_tb == 1'b0 && paraty_tb==1'b0 ) $display("test 5 succeded");
53
54
              else $display("test 5 failed paraty out = %b and paraty = ",parity_out_tb ,paraty_tb) ;
55
             $display(" TEST 6 11 test " );
56
         #10 parity_type = 2'b11;
57
         data_in_tb = 8'b00001111;
58
             if (parity_out_tb == 1'b0 && paraty_tb==1'b1 ) $display("test 6 succeded");
59
              else $display("test 6 failed paraty out = %b and paraty = ",parity_out_tb ,paraty_tb) ;
60
61
         $display(" TEST 7 11 test " );
62
         #10 parity_type = 2'b01;
63
         data_in_tb = 8'b00001101;
64
              if (parity_out_tb == 1'b1 && paraty_tb==1'b0 ) $display("test 7 succeded");
65
66
              else $display("test 7 failed paraty out = %b and paraty = ",parity_out_tb ,paraty_tb); $stop
67
68
     endmodule
69
```





4.1.3 Outputs

```
VSIM 38> run -all
# TEST 1 00 test
# test 1 succeded
# TEST 2 01 test
# test 2 failed paraty out = 0 and paraty = 0
# TEST 3 01 test
# test 3 succeded
# TEST 4 10 test
# test 4 failed paraty out = 0 and paraty = 1
# TEST 5 10 test
# test 5 succeded
# TEST 6 11 test
# test 6 failed paraty out = 1 and paraty = 1
# TEST 7 11 test
# test 7 succeded
```

Figure 3: Parity Test Output




Figure 4: Parity Waveform Output

4.2 Frame Generator

4.2.1 Verilog Code

```
module frame_gen(
1
2
         input rst,
         input [7:0] data_in,
3
         output reg parity_out ,
         input [1:0] parity_type,
5
         input stop_bits, data_length,
6
         output reg [11:0] frame_out
7
     );
8
9
10
11
     wire parity;
     assign parity = ^data_in;
12
13
14
15
16
     reg [3:0] length = 4'd7;
17
     parameter idle = 1'b1;
18
     reg start = 1'b0;
19
     reg [1:0] stop = 1'b1;
20
21
```





```
always @(negedge rst)
22
23
      begin
          frame_out = 10'd0;
24
          parity_out = 1'b0;
25
26
      end
27
28
      always @(*) begin
          if (data_length) begin
29
               length = 4'd8;
30
31
               end
          else
32
33
               begin
               length = 4'd7;
34
35
36
      end
37
      always @(*) begin
38
          if (stop_bits)
39
40
          stop = 2'b11;
      else
41
          stop = 1'b1;
42
      \quad \text{end} \quad
43
44
       always@(*)
45
          begin
46
47
           begin
               case (parity_type)
48
                   2'b00: // No parity
49
                                 parity_out = 1'b0; // O NO ERROR , 1 ERROR
50
                   2'b01: // Odd parity
51
                        begin
52
                            if (parity)
53
                                parity_out = 1'b0;
54
55
                            else
                                 parity_out = 1'b1;
56
57
                   2'b10: // Even parity
58
59
                        begin
60
                            if (parity)
                                parity_out = 1'b1;
61
62
                            else
                                 parity_out = 1'b0;
63
64
65
                   2'b11:
                              // Odd parity (parallel)
66
67
                        begin
                            if (parity)
68
69
                                parity_out = 1'b0;
                            else
70
                                 parity_out = 1'b1;
71
72
                        \quad \text{end} \quad
               endcase
73
74
               \quad \text{end} \quad
          end
75
76
      always @(*)
77
      begin
78
                        if (parity_type == 1'b00 || parity_type == 1'b11)
79
                  frame_out = {start, data_in[7:0], stop, idle};
80
                        else frame_out = {start, data_in[7:0],parity_out,stop};
81
      end
82
83
84
      endmodule
85
```





```
timescale 1ns / 1ns
1
2
3
     module frame_gen_tb;
4
5
       // Inputs
6
       reg rst;
       reg [7:0] data_in;
7
8
       reg [1:0] parity_type;
       reg stop_bits;
9
       reg data_length;
10
11
       // Outputs
12
       wire [11:0] frame_out;
13
       wire parity_out;
14
15
       // Instantiate the Unit Under Test (UUT)
16
       frame_gen uut (
17
         .rst(rst),
18
         .data_in(data_in),
19
20
         .parity_out(parity_out),
         .parity_type(parity_type),
21
          .stop_bits(stop_bits);
22
23
          .data_length(data_length),
          .frame_out(frame_out)
24
       );
25
26
27
       // Test sequence
       initial begin
28
29
30
             // Apply reset
             #10 rst = 0;
31
32
             #10 rst = 1;
33
         // Initialize Inputs
         parity_type = 2'b00; // No parity
35
                            // 1 stop bit
// 8 data bits
         stop_bits = 0;
36
37
         data_length = 1;
             data_in = 8'b10101010;
38
39
40
41
         $display("Test case 1: No parity, 1 stop bit, 8 data bits: %b", data_in);
42
             #5
43
44
         $display("frame_out = %b, parity_out = %b", frame_out, parity_out);
45
             #10;
46
         rst = 0; #5;
47
         rst = 1; #5;
48
49
             1/2
50
51
             parity_type = 2'b01; // Odd parity
                            // 2 stop bits
52
         stop_bits = 1;
         data_length = 0;
                               // 7 data bits
53
             data_in = 8'b1100110; // New data to be transmitted
54
          $display("Test case 2: Odd parity, 2 stop bits, 7 data bits: %b", data_in);
55
             #5
56
         $display("frame_out = %b, parity_out = %b", frame_out, parity_out);
57
            #10;
58
         rst = 0; #5;
59
         rst = 1; #5;
60
61
62
             //3
63
             parity_type = 2'b10; // Even parity
64
                            // 1 stop bit
         stop_bits = 0;
65
                              // 8 data bits
66
         data_length = 1;
             #5 data_in = 8'b01101001; // New data to be transmitted
67
68
          $display("Test case 3: Even parity, 1 stop bit, 8 data bits: %b", data_in);
             #5
69
```





```
$display("frame_out = %b, parity_out = %b", frame_out, parity_out);
70
71
         rst = 0; #5;
72
         rst = 1; #5;
73
74
75
76
             parity_type = 2'b11; // Use p_parity_out
77
                              // 2 stop bits
         stop_bits = 1;
78
                               // 8 data bits
79
         data_length = 1;
             #5 data_in = 8'b11110000; // New data to be transmitted
80
81
         $display("Test case 4: Use p_parity_out, 2 stop bits, 8 data bits: %b", data_in);
82
             #5
         $display("frame_out = %b, parity_out = %b", frame_out, parity_out);
83
84
             #10;
85
86
         rst = 0; #5;
         rst = 1; #5;
87
88
         // End simulation
89
         #50;
90
91
         $stop;
       end
92
93
     endmodule
94
95
```

4.2.3 Outputs

```
VSIM 93> run -all

# Test case 1: No parity, 1 stop bit, 8 data bits: 10101010

# frame_out = 010101010011, parity_out = 0

# Test case 2: Odd parity, 2 stop bits, 7 data bits: 01100110

# frame_out = 001100110111, parity_out = 1

# Test case 3: Even parity, 1 stop bit, 8 data bits: 01101001

# frame_out = 001101001001, parity_out = 0

# Test case 4: Use p_parity_out, 2 stop bits, 8 data bits: 11110000

# frame_out = 011110000111, parity_out = 1
```

Figure 5: Frame Generator Test Output




Figure 6: Parity Waveform Output





4.3 Baud Rate Generator

4.3.1 Verilog Code

```
module baud_gen(
        input [1:0] baud_rate,
 2
        input rst, clock,
 3
 4
        output reg baud_out
      );
      reg [13:0] count;
 6
      always @(posedge clock or negedge rst) begin
 8
          if (~rst) begin
 9
10
               baud_out <= 1'b0;</pre>
               count <= 14'd0;
11
12
           end else begin
               case (baud_rate)
13
14
                    2'b00: begin
                        if (count < 14'd13003) begin
15
                             count <= count + 1'b1;</pre>
16
17
                             baud_out <= 1'b0;</pre>
                        end else begin
18
19
                             count <= 14'd0;
                             baud_out <= 1'b1;</pre>
20
                        end
21
                    end
22
                    2'b01: begin
23
                        if (count < 10'd651) begin
24
                             count <= count + 1'b1;</pre>
25
                             baud_out <= 1'b0;</pre>
26
27
                        end else begin
                             count <= 10'd0;
28
29
                             baud_out <= 1'b1;</pre>
                        end
30
31
                    \quad \text{end} \quad
                    2'b10: begin
32
33
                        if (count < 9'd326) begin
34
                             count <= count + 1'b1;</pre>
                             baud_out <= 1'b0;</pre>
35
36
                         end else begin
                             count <= 9'd0;
37
                             baud_out <= 1'b1;</pre>
38
39
                        end
                    end
40
41
                    2'b11: begin
                        if (count < 8'd162) begin
42
43
                             count <= count + 1'b1;</pre>
44
                             baud_out <= 1'b0;</pre>
                         end else begin
45
46
                             count <= 8'd0;
                             baud_out <= 1'b1;</pre>
47
48
                         end
                    end
49
50
               endcase
           end
51
      end
52
53
      endmodule
54
55
```

4.3.2 Testbench

```
timescale 1ns/1ns

module baud_gen_tb ();

parameter clk = 20;
```





```
reg clk_tb;
7
8
     reg rst_tb;
     reg [1:0] buad_rate_tb;
9
     wire baud_out_tb;
10
11
     always #(clk/2) clk_tb = ~clk_tb;
12
13
     initial begin
14
        initialize();
15
16
        reset();
17
         18
        baud_gen_config(2'b00);
19
        // #(clk)
20
        chk_baud_out(2'b00, 1'd1);
^{21}
        #(clk)
22
23
        24
        baud_gen_config(2'b01);
25
        //#(clk)
26
        chk_baud_out(2'b01, 2'd2);
27
28
        #(clk)
29
        ///////// Test case 3 9600 baud ////////////////
30
        baud_gen_config(2'b10);
31
32
         //#(clk)
        chk_baud_out(2'b10, 2'd3);
33
        #(clk)
34
35
        ///////// Test case 4 19200 baud /////////////////
36
        baud_gen_config(2'b11);
37
        //#(clk)
38
        chk_baud_out(2'b11, 3'd4);
39
40
        \#(3 * clk)
        $stop;
41
42
     end
43
     task initialize;
44
45
        begin
            clk_tb = 1'b0;
46
            rst_tb = 1'b1;
47
            buad_rate_tb = 2'b00;
48
49
50
     endtask
51
52
     task reset;
        begin
53
            #(clk)
            rst_tb = 1'b0;
55
56
            #(clk)
            rst_tb = 1'b1;
57
            #(clk);
58
59
        end
     endtask
60
61
     task baud_gen_config;
62
        input [1:0] baud_rate;
63
64
        begin
            buad_rate_tb = baud_rate;
65
        end
66
     endtask
67
68
69
     task chk_baud_out;
        input [1:0] baud_rate;
70
71
        input [2:0] test_case;
        reg expected_out;
72
73
        reg chk;
74
        begin
75
            expected_out = 1'b1;
76
            case (baud_rate)
                2'b00: begin
77
```





```
#(13003 * clk)
78
                       @(negedge clk_tb)
79
                       if (baud_out_tb == expected_out)
80
                           chk = 1'b1;
81
82
                       else
                            chk = 1'b0;
83
84
                   2'b01: begin
85
                       #(651 * clk)
86
87
                       @(negedge clk_tb)
                       if (baud_out_tb == expected_out)
88
89
                            chk = 1'b1;
90
                       else
                            chk = 1'b0;
91
92
                   end
                   2'b10: begin
93
94
                       #(326 * clk)
                       @(negedge clk_tb)
95
96
                       if (baud_out_tb == expected_out)
97
                           chk = 1'b1;
                       else
98
                            chk = 1'b0;
99
                   end
100
                   2'b11: begin
101
                       #(162 * clk)
102
                       @(negedge clk_tb)
103
                       if (baud_out_tb == expected_out)
104
                           chk = 1'b1;
105
106
                       else
                            chk = 1'b0;
107
                   end
108
               endcase
109
               if (chk == 1'b1)
110
111
                   $display("test %d passed successfully", test_case);
112
                   $display("test %d failed", test_case);
113
          end
114
      endtask
115
116
      baud_gen DUT (
117
118
           .clock(clk_tb),
           .rst(rst_tb),
119
           .baud_rate(buad_rate_tb),
120
121
           .baud_out(baud_out_tb)
          );
122
123
      endmodule
124
```

4.3.3 Outputs

```
VSIM 6> run -all

# test 1 passed successfully

# test 2 passed successfully

# test 3 passed successfully

# test 4 passed successfully
```

Figure 7: Baud Generator Test Output








Figure 8: Baud Generator Waveform Output

4.4 Parallel-In Serial-Out Shift Register

4.4.1 Verilog Code

```
module piso(
         input [11:0] frame_out,
 2
          input [1:0] parity_type,
 3
          input stop_bits, data_length, send, baud_out, rst,
 4
          output reg data_out, P_parity_out, tx_active, tx_done
 5
     );
 6
     reg [4:0] count;
 7
     reg [10:0] s_data;
 8
     wire count_max;
 9
10
     always @(posedge baud_out or negedge rst) begin
11
         if(~rst) begin
12
13
              s_data <= 0;
          end
14
15
          else if (send) begin
16
              s_data <= frame_out;</pre>
          end
17
18
     end
19
20
     always @(posedge baud_out)
21
22
          if (count_max)
23
              begin
                  data_out = 0;
24
                  tx_active = 0;
25
              end
26
27
              else
28
                  begin
                      data_out = s_data [count];
29
30
                      tx_active = 1;
                  end
31
32
33
      always@(posedge baud_out or negedge rst)
34
35
             begin
                if(!rst)
36
                  count <= 4'b1000;</pre>
37
                else if (~send)
38
39
                  begin
                                <= 4'b0 ;
40
                       count
41
42
                else if (!count_max)
                  begin
43
44
                       count
                                <= count + 4'b1 ;
                  end
45
             end
46
47
48
```





```
assign count_max = ( count == 4'b1011 );
49
50
         assign tx_done = count_max;
51
     always @(posedge baud_out or negedge rst) begin
52
53
          if (~rst)
         P_parity_out = 1'b0;
54
          else begin
55
          case (parity_type)
                                                // O no parity, 1 parity
56
              2'b00:
57
58
              P_parity_out = 1'b0;
              2'b01:
59
60
              P_parity_out = 1'b1;
61
              2'b10:
              P_parity_out = 1'b1;
62
63
              2'b11:
              P_parity_out = 1'b0;
64
65
          endcase
          end
66
67
     end
68
     endmodule
69
70
```

[pt]

4.4.2 Testbench

```
`timescale 1ns / 1ns
 1
 2
     module piso_tb;
3
 4
       // Inputs
 5
 6
       reg [11:0] frame_out;
       reg [1:0] parity_type;
 7
       reg stop_bits;
 8
 9
       reg data_length;
       reg send;
10
11
       reg baud_out;
       reg rst;
12
13
14
        // Outputs
       wire data_out;
15
16
       wire P_parity_out;
       wire tx_active;
17
       wire tx_done;
18
19
        // Instantiation
20
21
       piso dut (
          .frame_out(frame_out),
22
          .parity_type(parity_type),
23
          .stop_bits(stop_bits),
24
25
          .data_length(data_length),
26
          .send(send),
          .baud_out(baud_out),
27
28
          .rst(rst),
29
          .data_out(data_out),
          .P_parity_out(P_parity_out),
30
31
          .tx_active(tx_active),
          .tx_done(tx_done)
32
33
34
35
        // Clock generation
       always #5 baud_out = ~baud_out;
36
37
        // Test sequence
38
       initial begin
39
40
              // Apply reset
41
```





```
rst = 0;
42
43
          #10 rst = 1;
44
45
          // Initialize Inputs
46
          frame_out = 11'b10101010101; // Example frame
          parity_type = 2'b00; // No parity
47
          stop_bits = 0;
                               // 1 stop bit
48
                               // 8 data bits
          data_length = 1;
49
          send = 0;
50
51
          baud_out = 0;
52
53
54
          // Test case 1: No parity, 1 stop bit, 8 data bits
55
              $display("Test Case 1: %b", frame_out);
56
          send = 1;
57
58
          wait(tx_done);
          send = 0;
59
60
          #20;
61
          // Test case 2: Odd parity, 2 stop bits, 7 data bits
62
63
              rst = 0; #5;
          rst = 1; #5;
64
          parity_type = 2'b01; // Odd parity
65
                              // 2 stop bits
          stop_bits = 1;
66
67
          data_length = 0;
                               // 7 data bits
          frame_out = 11'b11001100110; // New frame
68
              $display("Test Case 2: %b", frame_out);
69
70
          #10:
71
72
          send = 1;
73
          wait(tx_done);
          send = 0;
74
75
          #20;
76
          // Test case 3: Even parity, 1 stop bit, 8 data bits
77
             rst = 0; #5;
78
          rst = 1; #5;
79
          parity_type = 2'b10; // Even parity
80
                             // 1 stop bit
          stop_bits = 0;
81
                               // 8 data bits
82
          data_length = 1;
          frame_out = 11'b01101011010; // New frame
83
              $display("Test Case 3: %b", frame_out);
84
85
          #10;
          send = 1;
86
87
          wait(tx_done);
          send = 0;
88
89
          #20;
90
91
          // Test case 4: Use p_parity_out, 2 stop bits, 8 data bits
92
             rst = 0; #5;
          rst = 1; #5;
93
          parity_type = 2'b11; // Use p_parity_out
                              // 2 stop bits
          stop_bits = 1;
95
          data_length = 1;
                                // 8 data bits
96
          {\tt frame\_out = 11'b11110011110; /\!/ New frame}
97
              $display("Test Case 4: %b", frame_out);
98
99
          #10;
100
          send = 1;
          wait(tx_done);
101
          send = 0;
102
          #20;
103
104
          // End simulation
105
106
          #50;
          $stop;
107
108
        end
109
        // Monitor the outputs
110
111
        initial begin
          $monitor("Time = %0t : data_out = %b, P_parity_out = %b, tx_active = %b, tx_done = %b", $time, data_out, P_parity_out, tx_active
112
```





```
113 end
114
115 endmodule
116
```

4.4.3 Outputs

```
VSIM 112> run -all
  Time = 0 : data_out = x, P_parity_out = 0, tx_active = x, tx_done = 0
Test Case 1: 010101010101
  Time = 10 : data_out = 0, P_parity_out = 0, tx_active = 1, tx_done = 0
  Time = 30 : data_out = 1, P_parity_out = 0, tx_active = 1, tx_done = 1
  Time = 40 : data_out = 0, P_parity_out = 0, tx_active = 0, tx_done = 1
Time = 110 : data_out = 0, P_parity_out = 0, tx_active = 0, tx_done = 1
  Time = 120 : data_out = 1, P_parity_out = 0, tx_active = 1, tx_done = 0
Test Case 2: 011001100110
  Time = 140 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
  Time = 160 : data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
  Time = 180 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0

Time = 200 : data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
  Time = 220 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
 Time = 220: data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 240: data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 260: data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 270: data_out = 0, P_parity_out = 0, tx_active = 1, tx_done = 0
Test Case 3: 001101011010
  Time = 280 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
  Time = 300 : data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 310 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 320 : data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
  Time = 340 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 350 : data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 360 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
  Time = 370 : data_out = 1, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 390 : data_out = 0, P_parity_out = 1, tx_active = 1, tx_done = 0
Time = 410 : data_out = 0, P_parity_out = 0, tx_active = 1, tx_done = 0
  Test Case 4: 011110011110
 Time = 440 : data_out = 1, P_parity_out = 0, tx_active = 1, tx_done = 0
Time = 480 : data_out = 0, P_parity_out = 0, tx_active = 1, tx_done = 0
 Time = 500 : data out = 1, P_parity_out = 0, tx_active = 1, tx_done = 0
Time = 540 : data out = 0, P_parity_out = 0, tx_active = 1, tx_done = 0
```

Figure 9: PISO Test Output




Figure 10: PISO Waveform Output

4.5 UART Tx (Top Module)

4.5.1 Verilog Code

```
module uart_tx(
2
            //DO NOT EDIT any part of this port declaration
3
            input
                                   clock, rst, send,
            input [1:0]
                                buad_rate,
            input [7:0] data_in,
            input [1:0] parity_type,
                                              //refer to the block comment above.
6
            input
                                   stop_bits,
                                                              //low when using 1 stop bit, high when using two stop bits
                                                        //low when using 7 data bits, high when using 8.
            input
                                   data_length,
```





```
9
             output reg
                                 data_out,
                                                            //Serial data_out
10
                                                        //parallel odd parity output, low when using the frame parity.
11
             output reg
                                 p_parity_out,
             output reg
                                                             //high when Tx is transmitting, low when idle.
                                 tx_active,
12
             output reg
13
                                 tx_done
                                                          //high when transmission is done, low when not.
     );
14
15
             //You MAY EDIT these signals, or module instantiations.
16
             reg parity_out, baud_out;
17
18
             reg [10:0] frame_out;
19
20
              //sub_modules
21
             parity
                         parity_gen1 (rst, data_in, parity_type, parity_out);
                       frame_gen1 (rst, data_in, parity_out, parity_type, stop_bits, data_length, frame_out);
22
             frame_gen
23
             baud_gen
                         baud_gen1
                                           (rst, clock, baud_rate, baud_out);
                                           (rst, frame_out, parity_type, stop_bits, data_length, send, baud_out,
             piso
                         shift_reg1
24
25
                                           data_out, p_parity_out, tx_active, tx_done);
26
27
     endmodule
28
29
```

4.6 Testbench

```
`timescale 1ns / 1ps
1
2
      timescale 1ns / 1ns
3
4
     module uart_tx_tb;
5
6
       // Inputs
       reg clock;
8
       reg rst;
9
10
       reg send;
       reg [1:0] baud_rate;
11
12
       reg [7:0] data_in;
       reg [1:0] parity_type;
13
14
       reg stop_bits;
15
       reg data_length;
16
        // Outputs
17
       wire data_out;
18
19
       wire p_parity_out;
       wire tx_active;
20
       wire tx_done;
21
22
        // Instantiation
23
       uart_tx dut (
24
          .clock(clock),
25
26
          .rst(rst),
          .send(send),
27
          .baud_rate(baud_rate),
28
29
          .data_in(data_in),
          .parity_type(parity_type),
30
          .stop_bits(stop_bits),
31
          .data_length(data_length),
32
          .data_out(data_out),
33
          .p_parity_out(p_parity_out),
34
          .tx_active(tx_active),
35
36
          .tx_done(tx_done)
       );
37
38
        // Clock generation
39
       initial begin
40
41
          clock = 0;
          forever #10 clock = ~clock; // 50MHz clock
42
43
44
        // Test sequence
45
46
       initial begin
```





```
// Initialize Inputs
47
48
          rst = 1'b1;
          send = 1'b0;
49
          baud_rate = 2'b10;
                                    // 9600 baud
50
          data_in = 8'b10101010;
                                   // Data to be transmitted
51
          parity_type = 2'b00;
                                    // No parity
52
                                    // 1 stop bit
          stop_bits = 0;
53
                                    // 8 data bits
          data_length = 1;
54
55
          // Reset the DUT
56
          #20;
57
          rst = 1'b0;
58
              #20
59
              rst = 1'b1;
60
61
          // Test case 1: No parity, 9600 baud, 8 data bits, 1 stop bit
62
63
          #100;
          send = 1'b1;
64
65
          #20;
          send = 1'b0;
66
67
          // Wait for transmission to complete
68
          wait(tx_done);
69
70
              $stop;
71
72
          // Test case 2: Even parity, 4800 baud, 7 data bits, 2 stop bits
          #100:
73
          parity_type = 2'b10;
                                    // Even parity
74
75
          baud_rate = 2'b01;
                                    // 4800 baud
                                       // 7 data bits
          data_length = 1'b0;
76
          stop_bits = 1'b1;
                                        // 2 stop bits
77
          data_in = 8'b1100110;
                                    // New data to be transmitted
78
79
80
          #100;
          send = 1'b1;
81
          #20;
82
          send = 1'b0:
83
84
          // Wait for transmission to complete
85
          wait(tx_done);
86
87
              $stop;
88
          // Test case 3: Odd parity, 2400 baud, 8 data bits, 1 stop bit
89
90
          #100;
          parity_type = 2'b01;
                                    // Odd parity
91
          baud_rate = 2'b00;
                                    // 2400 baud
92
                                       // 8 data bits
          data_length = 1'b1;
93
94
          stop_bits = 1'b0;
                                       // 1 stop bit
          data_in = 8'b01101001;
                                    // New data to be transmitted
95
96
          #100;
97
          send = 1'b1;
98
99
          #20;
          send = 1'b0;
100
101
          // Wait for transmission to complete
102
          wait(tx_done);
103
104
              $stop;
105
106
          // Test case 4: Use p_parity_out, 19.2K baud, 8 data bits, 2 stop bits
107
108
109
          parity_type = 2'b11;
                                    // Use p_parity_out
          baud_rate = 2'b11;
                                    // 19.2K baud
110
111
          data_length = 1'b1;
                                       // 8 data bits
          stop_bits = 1'b1;
                                       // 2 stop bits
112
                                   // New data to be transmitted
113
          data_in = 8'b11110000;
114
          #100;
115
          send = 1'b1;
116
          #20;
117
```





```
send = 1'b0;
118
119
           // Wait for transmission to complete
120
           wait(tx_done);
121
122
           // End simulation
123
           #100;
124
           $stop;
125
         end
126
      \verb"endmodule"
127
128
```

4.6.1 Outputs



Figure 11: Parity Test Output



Figure 12: Parity Waveform Output