



## **MIPI Alliance Standard for Display Command Set**

**Version 1.01.00 – 22 June 2006**

MIPI Board Approved 13-Dec-2006

Further technical changes to DCS are expected as work continues in the Display Working Group

**1 NOTICE OF DISCLAIMER**

2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled  
3 by any of the authors or developers of this material or MIPI. The material contained herein is provided on  
4 an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS  
5 AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all  
6 other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if  
7 any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of  
8 accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of  
9 negligence.

10 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET  
11 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD  
12 TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY  
13 AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR  
14 MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE  
15 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,  
16 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER  
17 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR  
18 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,  
19 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH  
20 DAMAGES.

21 Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is  
22 further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the  
23 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;  
24 and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance  
25 with the contents of this Document. The use or implementation of the contents of this Document may  
26 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,  
27 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI  
28 does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any  
29 IPR or claims of IPR as respects the contents of this Document or otherwise.

30 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

31 MIPI Alliance, Inc.  
32 c/o IEEE-ISTO  
33 445 Hoes Lane  
34 Piscataway, NJ 08854  
35 Attn: Board Secretary

36	<b>Contents</b>	
37	Version 1.01.00 – 22 June 2006 .....	i
38	1 Overview .....	11
39	1.1 Scope .....	11
40	1.2 Purpose .....	11
41	2 Document Terminology .....	12
42	2.1 Glossary .....	12
43	2.2 Acronyms and Abbreviations .....	13
44	3 References .....	14
45	4 Display Architectures .....	15
46	5 Display Functional Description .....	18
47	5.1 Power Level Definition .....	18
48	5.2 Gamma Curves .....	21
49	5.3 Self-diagnostic Functions .....	23
50	5.4 Display Command Set .....	27
51	5.5 Command List .....	28
52	5.6 Command Accessibility .....	32
53	5.7 Default Modes and Values .....	34
54	6 Command Description .....	38
55	6.1 enter_idle_mode .....	39
56	6.2 enter_invert_mode .....	41
57	6.3 enter_normal_mode .....	42
58	6.4 enter_partial_mode .....	43
59	6.5 enter_sleep_mode .....	44
60	6.6 exit_idle_mode .....	46
61	6.7 exit_invert_mode .....	47
62	6.8 exit_sleep_mode .....	48

63	6.9	get_address_mode .....	50
64	6.10	get_blue_channel.....	52
65	6.11	get_diagnostic_result.....	53
66	6.12	get_display_mode.....	54
67	6.13	get_green_channel.....	56
68	6.14	get_pixel_format.....	57
69	6.15	get_power_mode .....	59
70	6.16	get_red_channel.....	61
71	6.17	get_scanline .....	62
72	6.18	get_signal_mode.....	63
73	6.19	nop.....	64
74	6.20	read_DDB_continue .....	65
75	6.21	read_DDB_start.....	66
76	6.22	read_memory_continue .....	68
77	6.23	read_memory_start .....	70
78	6.24	set_address_mode.....	72
79	6.25	set_column_address.....	77
80	6.26	set_display_off .....	79
81	6.27	set_display_on .....	80
82	6.28	set_gamma_curve.....	81
83	6.29	set_page_address .....	83
84	6.30	set_partial_area.....	85
85	6.31	set_pixel_format .....	89
86	6.32	set_scroll_area .....	90
87	6.33	set_scroll_start.....	93
88	6.34	set_tear_off.....	95
89	6.35	set_tear_on.....	96
90	6.36	set_tear_scanline.....	98

91	6.37	soft_reset .....	100
92	6.38	write_LUT .....	101
93	6.39	write_memory_continue .....	103
94	6.40	write_memory_start.....	106
95	Annex A Pixel-to-Byte Mapping.....		109
96	A.1	Three Bits per Pixel Format.....	109
97	A.2	Eight Bits per Pixel Format .....	110
98	A.3	Twelve Bits per Pixel Format.....	110
99	A.4	Sixteen Bits per Pixel Format.....	111
100	A.5	Eighteen Bits per Pixel Format.....	111
101	A.6	Twenty-four Bits per Pixel Format.....	112
102	Annex B Color Depth Conversion Look-up Tables (informative) .....		113
103	B.1	Color Depth Conversion LUT – 12-bit Color to 16-bit Color .....	113
104	B.2	Color Depth Conversion LUT – 12-bit and 16-bit Colors to 18-bit Color .....	116
105	B.3	Color Depth Conversion LUT – 12-bit, 16-bit and 18-bit Colors to 24-bit Color.....	123
106			

107	<b>Figures</b>	
108	Figure 1 Type 1 Display Architecture Block Diagram.....	15
109	Figure 2 Type 2 Display Architecture Block Diagram.....	16
110	Figure 3 Type 3 Display Architecture Block Diagram.....	17
111	Figure 4 Type 1 Display Architecture Power Change Sequences .....	19
112	Figure 5 Type 2 Display Architecture Power Change Sequence.....	20
113	Figure 6 Type 3 Display Architecture Power Change Sequence.....	20
114	Figure 7: Gamma curve 1 (GC0).....	21
115	Figure 8: Gamma Curve 2 (GC1) .....	21
116	Figure 9: Gamma Curve 3 (GC2) .....	22
117	Figure 10: Gamma Curve 4 (GC3) .....	22
118	Figure 11 Flow Chart for Register Loading Detection .....	23
119	Figure 12 Functionality Detection Flow Chart.....	24
120	Figure 13 Chip Attachment Detection Reference.....	25
121	Figure 14 Chip Attachment Detection Flow Chart.....	25
122	Figure 15 Display Glass Break Detection Reference .....	26
123	Figure 16 Display Glass Break Detection Flow Chart .....	26
124	Figure 17 Flowchart Legend.....	38
125	Figure 18 enter_idle_mode Example.....	39
126	Figure 19 enter_idle_mode Flow Chart.....	40
127	Figure 20 enter_invert_mode Example .....	41
128	Figure 21 enter_invert_mode Flow Chart.....	41
129	Figure 22 enter_sleep_mode Flow Chart.....	45
130	Figure 23 exit_idle_mode Flow Chart.....	46
131	Figure 24 exit_invert_mode Example .....	47
132	Figure 25 exit_invert_mode Flow Chart.....	47
133	Figure 26 exit_sleep_mode Flow Chart.....	49

134	Figure 27 get_address_mode Flow Chart .....	51
135	Figure 28 get_blue_channel Flow Chart.....	52
136	Figure 29 get_diagnostic_result Flow Chart.....	53
137	Figure 30 get_display_mode Flow Chart .....	55
138	Figure 31 get_green_channel Flow Chart.....	56
139	Figure 32 get_pixel_format Flow Chart .....	58
140	Figure 33 get_power_mode Flow Chart.....	60
141	Figure 34 get_red_channel Flow Chart .....	61
142	Figure 35 get_scanline Flow Chart.....	62
143	Figure 36 get_signal_mode Flow Chart .....	63
144	Figure 37 read_DDB_continue Flow Chart.....	65
145	Figure 38 read_DDB_start Flow Chart.....	67
146	Figure 39 read_memory_continue Flow Chart.....	69
147	Figure 40 read_memory_start Flow Chart.....	71
148	Figure 41 B7 Page Address Order .....	72
149	Figure 42 B6 Column Address Order .....	73
150	Figure 43 B5 Page/Column Addressing Order .....	73
151	Figure 44 B3 RGB Order .....	74
152	Figure 45 B1 Flip Horizontal.....	75
153	Figure 46 B0 Flip Vertical.....	75
154	Figure 47 set_address_mode Flow Chart .....	76
155	Figure 48 set_column_address Example .....	77
156	Figure 49 set_column_address Flow Chart .....	78
157	Figure 50 set_display_off Example.....	79
158	Figure 51 set_display_off Flow Chart .....	79
159	Figure 52 set_display_on Example.....	80
160	Figure 53 set_display_on Flow Chart.....	80
161	Figure 54 set_gamma_curve Flow Chart.....	82

162	Figure 55 set_page_address Example.....	83
163	Figure 56 set_page_address Flow Chart.....	84
164	Figure 57 set_partial_area with set_address_mode B4 = 0 .....	85
165	Figure 58 set_partial_area with set_address_mode B4=1 .....	86
166	Figure 59 set_partial_area with set_address_mode B4 = 0 .....	86
167	Figure 60 set_partial_area with set_address_mode B4 = 1 .....	86
168	Figure 61 Entering Partial Display Mode Flow Chart.....	87
169	Figure 62 Exiting Partial Display Mode Flow Chart.....	88
170	Figure 63 set_pixel_format Flow Chart.....	89
171	Figure 64 set_scroll_area set_address_mode B4 = 1 Example.....	91
172	Figure 65 set_scroll_area set_address_mode B4 = 1 Example.....	91
173	Figure 66 set_scroll_area Flow Chart.....	92
174	Figure 67 set_scroll_start set_address_mode B4 = 0.....	93
175	Figure 68 set_scroll_start set_address_mode B4 = 1.....	94
176	Figure 69 set_tear_off Flow Chart.....	95
177	Figure 70 set_tear_on M = 0 .....	96
178	Figure 71 set_tear_on M = 1 .....	96
179	Figure 72 set_tear_on Flow Chart .....	97
180	Figure 73 set_tear_scanline .....	98
181	Figure 74 set_tear_scanline Flow Chart .....	99
182	Figure 75 soft_reset Flow Chart .....	100
183	Figure 76 write_LUT Flow Chart.....	102
184	Figure 77 write_memory_continue Flow Chart.....	104
185	Figure 78 write_memory_start Flow Chart .....	108
186	Figure 79 Three Bits per Pixel Format to Byte Mapping .....	109
187	Figure 80 Eight Bits per Pixel Format to Byte Mapping .....	110
188	Figure 81 Twelve Bits per Pixel Format to Byte Mapping.....	110
189	Figure 82 Sixteen Bits per Pixel Format to Byte Mapping.....	111



190	Figure 83 Eighteen Bits per Pixel Format to Byte Mapping .....	111
191	Figure 84 Twenty-four Bits per Pixel Format to Byte Mapping .....	112
192		

## 193 **Tables**

194	Table 1 Command List .....	28
195	Table 2 Command Accessibility.....	32
196	Table 3 Default Display Mode, Power Mode and Register Values .....	34
197	Table 4 enter_idle_mode Memory Content vs. Display Color .....	39
198	Table 5 Gamma Curve Selection.....	55
199	Table 6 Interface Pixel Formats.....	57
200	Table 7 Gamma Curves .....	81
201	Table 8 LUT Color Depth Conversions.....	102
202	Table 9 Common Color Encoding .....	104
203	Table 10 Common Color Encoding.....	107
204	Table 11 12-bit to 16-bit LUT Red Component Values .....	113
205	Table 12 12-bit to 16-bit LUT Green Component Values .....	114
206	Table 13 12-bit to 16-bit LUT Blue Component Values .....	115
207	Table 14 12-bit, 16-bit to 18-bit LUT Red Component Values.....	116
208	Table 15 12-bit, 16-bit to 18-bit LUT Green Component Values .....	118
209	Table 16 12-bit, 16-bit to 18-bit LUT Blue Component Values.....	121
210	Table 17 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Red Component Values.....	123
211	Table 18 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Green Component Values.....	126
212	Table 19 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Blue Component Values.....	129

# 213 MIPI Alliance Standard for Display Command Set

## 214 1 Overview

215 The Display Command Set specification defines display module behavior for devices that adhere to the  
216 MIPI specifications for mobile device host processor, and display interfaces in an abstract, device  
217 independent way. All commands in this specification shall be supported by display modules that adhere to  
218 *MIPI Alliance Standard for Display Pixel Interface*[1], *MIPI Alliance Standard for Display Bus Interface*  
219 [2], and *MIPI Alliance Standard for Display Serial Interface*[3] except as provided for in the individual  
220 standards.

### 221 1.1 Scope

222 Display commands and logical flow are within the scope of this specification. In addition, to support device  
223 abstraction, several display architectures are also specified.

224 Electrical specifications and interface protocols are out of scope for this document.

### 225 1.2 Purpose

226 The Display Command Set specification is used by manufacturers to design products that adhere to MIPI  
227 specifications for mobile device host processor and display interfaces.

228 Implementing the DCS standard reduces the time-to-market and design cost of mobile devices by  
229 simplifying the interconnection of products from different manufacturers. In addition, adding new features  
230 such as larger or additional displays to mobile devices is simplified due to the extensible nature of the MIPI  
231 specifications.

## 2 Document Terminology

The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the words “shall”, “should”, “may”, and “can” in the development of documentation, as follows:

The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (*shall* equals *is required to*).

The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; *must* is used only to describe unavoidable situations.

The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.

The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).

The word *may* is used to indicate a course of action permissible within the limits of the standard (*may* equals *is permitted*).

The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).

All sections are normative, unless they are explicitly indicated to be informative.

### 2.1 Glossary

**Display Area:** The portion of a display device used to show image data.

**Display Controller:** A separate silicon chip, or integrated functional block in a host device, used to control a display module. May include full-frame or partial-frame memory.

**Display Device:** A functional device that shows images such as a Liquid Crystal Display.

**Display Driver:** An integrated circuit inside a display module used to control the display device. May or may not integrate full or partial frame-memory.

**Display Glass:** Same as Display Device. Derived from the display material’s name.

**Display Module:** A functional module used to show an image. Can consist of a display device, display driver, additional peripheral components or circuits and a display interface.

**Display Panel:** Same as Display Device.

**Frame Memory:** Memory integrated in a display driver or display controller in order to provide storage for display device refreshment. Full-frame memory provides enough storage for the full display area of a display device. Partial-frame memory provides only enough storage for a portion of the display area.

265 **Type 1 Display Architecture:** A display module architecture in which the display module includes a  
266 display device, display driver, full-frame memory, interface registers, timing controller, non-volatile  
267 memory and a control interface.

268 **Type 2 Display Architecture:** A display module architecture in which the display module includes a  
269 display device, display driver, partial-frame memory, interface registers, timing controller, non-volatile  
270 memory, a control interface and a video stream interface.

271 **Type 3 Display Architecture:** Similar to the Type 2 Display Architecture except no frame memory is  
272 present.

## 273 **2.2 Acronyms and Abbreviations**

274 The following acronyms and abbreviations are used throughout this document:

275 **DBI** Display Bus Interface

276 **DCS** Display Command Set

277 **DPI** Display Pixel Interface

278 **DSI** Display Serial Interface

279    **3 References**

- 280    [1]      MIPI Alliance Standard for Display Pixel Interface (DPI-2), version 2.00, September 2005
- 281    [2]      MIPI Alliance Standard for Display Bus Interface (DBI-2), version 2.00, November 2005
- 282    [3]      MIPI Alliance Standard for Display Serial Interface (DSI), version 1.00, April 2006

## 4 Display Architectures

The display module shall be based on Type 1, Type 2 or Type 3 display architecture.

The Type 1 Display Architecture should consist of the following functional blocks:

Display Device. Used to show image data.

Display Driver. May be one or more devices used to drive the display device.

Full-frame memory. Used to hold image data. Can be integrated in the display driver.

Registers. Used to configure display behavior and identification information. Can be integrated in the display driver.


Timing Controller. Provides timing signals to control the display and display driver based on configuration information. Can be integrated in the display driver.

Non-volatile memory. Used to store default register and configuration values. Can be integrated in the display driver.

Control Interface. Provides the interface between the host processor and the display driver. Can be integrated in the display driver.

Display Driving Circuit. Used to convert timing signals and voltages to signals appropriate to drive the display device.

Power Supply. Used to convert system voltages to levels usable by the display device and display driver. Can be integrated in the display driver.



**Figure 1 Type 1 Display Architecture Block Diagram**

The Type 2 Display Architecture should consist of the following functional blocks:

Display Device. Used to show image data.

Display Driver. May be one or more devices used to drive the display device.

Partial-frame memory. Used to hold image data. Can be integrated in the display driver.

Registers. Used to configure display behavior and identification information. Can be integrated in the display driver.

Timing Controller. Provides timing signals to control the display and display driver based on configuration information. Can be integrated in the display driver.


Non-volatile memory. Used to store default register and configuration values. Can be integrated in the display driver.

Control Interface. Provides the interface between the host processor and the display driver. Can be integrated in the display driver.

Display Driving Circuit. Used to convert timing signals and voltages to signals appropriate to drive the display device.

Power Supply. Used to convert system voltages to levels usable by the display device and display driver. Can be integrated in the display driver.

Video Stream Interface. Used to receive video image data and timing signals from the host processor.



**Figure 2 Type 2 Display Architecture Block Diagram**



323 The Type 3 Display Architecture should consist of the following functional blocks:

324 Display Device. Used to show image data.

325 Display Driver. May be one or more devices used to drive the display device.

326 Partial-frame memory. Used to hold image data. Can be integrated in the display driver.

327 Registers. Used to configure display behavior and identification information. Can be integrated in  
328 the display driver.

329 Timing Controller. Provides timing signals to control the display and display driver based on  
330 configuration information. Can be integrated in the display driver.


331 Non-volatile memory. Used to store default register and configuration values. Can be integrated in  
332 the display driver.

333 Control Interface. Provides the interface between the host processor and the display driver. Can be  
334 integrated in the display driver.

335 Display Driving Circuit. Used to convert timing signals and voltages to signals appropriate to  
336 drive the display device.

337 Power Supply. Used to convert system voltages to levels usable by the display device and display  
338 driver. Can be integrated in the display driver.

339 Video Stream Interface. Used to receive video image data and timing signals from the host  
340 processor.



341  
342 **Figure 3 Type 3 Display Architecture Block Diagram**

343 In all architecture types, it is assumed the power supply is under the control of the display driver.

344 The Display Command Set is used through the mentioned control interface.

## 5 Display Functional Description

### 5.1 Power Level Definition

Display modules designed using the Type 1 display architecture shall implement the power sequence shown in Figure 4.

Display modules designed using the Type 2 display architecture shall implement the power sequence shown in Figure 5.

Display modules designed using the Type 3 display architecture shall implement the power sequence shown in Figure 6.

Each power sequence consists of a combination of different display and power modes as follows.


In Normal mode, the display module shows image data using the full display area of the display device. See section 6.3 for a description of Normal mode.

In Partial mode, the display module shows image data in only a portion of the full display area of the display device. See section 6.30 for a description of Partial mode.

In Idle mode, the display module shows image data using a limited number of colors. Turning off Idle mode displays the image data using the full number of colors supported by the display device. See section 6.1 for a description of Idle mode.

In Sleep mode, the display module does not show any image data. In addition, the display interface shall remain powered and along with those functional blocks necessary to maintain the data in the frame memory and registers. The remaining functional blocks are placed in their low power modes. See section 6.5 for a description of Sleep mode.


When Sleep mode is off, the display module shows image data on the display device and all functional blocks operate normally. See section 6.8 for a description of operation when Sleep mode is off.




**Figure 4 Type 1 Display Architecture Power Change Sequences**

Note 1: There shall be no abnormal visual effect when changing between power modes.

Note 2: The display module can change between any power modes without restriction.



**Figure 5 Type 2 Display Architecture Power Change Sequence**



**Figure 6 Type 3 Display Architecture Power Change Sequence**

Note 1: There shall be no abnormal visual effect when changing between power modes.

Note 2: The display module can change between any power modes without restriction.

## 5.2 Gamma Curves

The display module can implement a gamma adjustment. If gamma adjustment is implemented then the display module shall support at a minimum Gamma Curve 1 as described in section 5.2.1. The display module can also implement up to three additional gamma curves as described in sections 5.2.2 through 5.2.4.

In the gamma curve figures  $x$  is the normalized image data supplied by the host processor to the display module and  $y$  is the normalized response of the display device.

### 5.2.1 Gamma Curve 1 (GC0)

Gamma Curve 1 (GC0) is 2.2, i.e.  $y=x^{2.2}$




Figure 7: Gamma curve 1 (GC0)

### 5.2.2 Gamma Curve 2 (GC1)

Gamma Curve 2 (GC1) is 1.8, i.e.  $y=x^{1.8}$





Figure 8: Gamma Curve 2 (GC1)

393 **5.2.3 Gamma Curve 3 (GC2)**

394 Gamma Curve 3 (GC2) is 2.5, i.e.  $y=x^{2.5}$




395

396

**Figure 9: Gamma Curve 3 (GC2)**

397 **5.2.4 Gamma Curve 4 (GC3)**

398 Gamma Curve 4 (GC3) is linear, i.e.  $y=x^1$



399

400

**Figure 10: Gamma Curve 4 (GC3)**


### 5.3 Self-diagnostic Functions

The display module shall support all the self-diagnostic functions in this section except those functions indicated as optional. Optional functions can be implemented in the display module at the manufacturer's discretion.

#### 5.3.1 Register Loading Detection

The `exit_sleep_mode` command (see section 6.8) is a trigger for the Register Loading Detection function. This function indicates if the display module correctly loaded the factory default values from Non-volatile memory to the registers. If the registers were loaded properly then bit D7 of the SDR register is inverted, otherwise the value is unchanged. See section 6.11 for a description of the SDR register.

The flow chart for the Register Loading Detection function is shown in Figure 11.




**Figure 11 Flow Chart for Register Loading Detection**

Note: Registers modified by the display module after loading are not verified.

### 5.3.2 Functionality Detection

The `exit_sleep_mode` command (see section 6.8) is a trigger for the Functionality Detection function. This function indicates if the display module functional blocks, e.g. power supply, clock generator, etc. are operating correctly. If the functional blocks are operating properly then bit D6 of the SDR register is inverted, otherwise the value is unchanged. See section 6.11 for a description of the SDR register.

The flow chart for the Register Loading Detection function is shown in Figure 12.



**Figure 12 Functionality Detection Flow Chart**

Note: The host processor shall wait before sending a `get_power_mode` command so the display module can exit Sleep mode and finish the Functionality Detection function.




### 5.3.3 Chip Attachment Detection (optional)


The `exit_sleep_mode` command (see section 6.8) is a trigger for the Chip Attachment Detection function. This function indicates if certain chips, e.g. display driver IC, are attached to the display module. If the chips are properly attached to the display module then bit D5 of the SDR register is inverted, otherwise the value is unchanged. See section 6.11 for a description of the SDR register.

The flow chart for the Register Loading Detection function is shown in Figure 14.

Figure 13 is a reference implementation for the Chip Attachment Detection function. Two bumps are connected together via a conductor on the flex foil or the display glass substrate in all four corners of the chip.



**Figure 13 Chip Attachment Detection Reference**




**Figure 14 Chip Attachment Detection Flow Chart**

### 5.3.4 Display Glass Break Detection (optional)


The `exit_sleep_mode` command (see section 6.8) is a trigger for the Display Glass Break Detection function. This function indicates if display glass is broken. If the display glass is broken then bit D4 of the SDR register is inverted, otherwise the value is unchanged. See section 6.11 for a description of the SDR register.

The flow chart for the Register Loading Detection function is shown in Figure 16.

Figure 15 is a reference implementation for the Display Glass Break Detection function. Two bumps are connected together via a conductor routed on the outside edge of the display glass substrate.



**Figure 15 Display Glass Break Detection Reference**



**Figure 16 Display Glass Break Detection Flow Chart**

## 5.4 Display Command Set

The Display Command Set is used to store image data, configure the display module behavior and retrieve display module data including identification information by accessing the frame memory and the display module registers.

The DCS is separated into two functional areas: the User Command Set and the Manufacturer Command Set. Each command is an eight-bit code with 00h to AFh assigned to the User Command Set and all other codes assigned to the Manufacturer Command Set.

The Manufacturer Command Set (MCS) is a device dependent interface intended for factory programming of the display module default parameters. Once the display module is configured, the MCS shall be disabled by the manufacturer. Once disabled, all MCS commands are treated as nop by the display interface. The MCS is not defined in this specification.

The User Command Set provides a display device independent interface targeted at the operating system's hardware abstraction layer. All commands listed in this section shall be implemented except write\_LUT which is optional.

Any unused command codes shall be treated as nop by the display module.

The remainder of this section is divided into three sections. Section 5.5 is an alphabetical list of the supported commands. Section 5.6 and 5.7 describe command functionality in different display architectures and operating modes.

## 5.5 Command List

**Table 1 Command List**

Command	Hex Code	Description	Number of Parameters	Display Architecture Implementation Requirement		
				Type 1	Type 2	Type 3
enter_idle_mode	39h	Reduced color depth is used on the display panel.	0	Yes	No	No
enter_invert_mode	21h	Displayed image colors are inverted.	0	Yes	Yes	Yes
enter_normal_mode	13h	The whole display area is used for image display.	0	Yes	Yes	No
enter_partial_mode	12h	Part of the display area is used for image display.	0	Yes	Yes	No
enter_sleep_mode	10h	Power for the display panel is off.	0	Yes	Yes	Yes
exit_idle_mode	38h	Full color depth is used on the display panel.	0	Yes	No	No
exit_invert_mode	20h	Displayed image colors are not inverted.	0	Yes	Yes	Yes
exit_sleep_mode	11h	Power for the display panel is on.	0	Yes	Yes	Yes
get_address_mode	0Bh	Get the frame memory to the display panel read order.	1	Yes	Yes	Yes
get_blue_channel	08h	Get the blue component of the pixel at (0, 0).	1	No	Yes	Yes
get_diagnostic_result	0Fh	Get Peripheral Self-Diagnostic Result	1	Yes	Yes	Yes
get_display_mode	0Dh	Get the current display mode from the peripheral.	1	Yes	Yes	Yes
get_green_channel	07h	Get the green component of the pixel at (0, 0).	1	No	Yes	Yes
get_pixel_format	0Ch	Get the current pixel format.	1	Yes	Yes	Yes
get_power_mode	0Ah	Get the current power mode.	1	Yes	Yes	Yes

Command	Hex Code	Description	Number of Parameters	Display Architecture Implementation Requirement		
				Type 1	Type 2	Type 3
get_red_channel	06h	Get the red component of the pixel at (0, 0).	1	No	Yes	Yes
get_scanline	45h	Get the current scanline.	2	Yes	Yes	No
get_signal_mode	0Eh	Get display module signaling mode.	1	Yes	Yes	Yes
nop	00h	No Operation	0	Yes	Yes	Yes
read_DDB_continue	A8h	Continue reading the DDB from the last read location.	variable	Yes	Yes	Yes
read_DDB_start	A1h	Read the DDB from the provided location.	variable	Yes	Yes	Yes
read_memory_continue	3Eh	Read image data from the peripheral continuing after the last read_memory_continue or read_memory_start.	variable	Yes	Yes	No
read_memory_start	2Eh	Transfer image data from the peripheral to the Host Processor interface starting at the location provided by set_column_address and set_page_address.	variable	Yes	Yes	No
set_address_mode	36h	Set the read order from frame memory to the display panel.	1	Yes	Yes	Yes
set_column_address	2Ah	Set the column extent.	4	Yes	Yes	No
set_display_off	28h	Blanks the display device.	0	Yes	Yes	Yes
set_display_on	29h	Show the image on the display device.	0	Yes	Yes	Yes
set_gamma_curve	26h	Selects the gamma curve used by the display device.	1	Yes	Yes	Yes
set_page_address	2Bh	Set the page extent.	4	Yes	Yes	No

Command	Hex Code	Description	Number of Parameters	Display Architecture Implementation Requirement		
				Type 1	Type 2	Type 3
set_partial_area	30h	Defines the partial display area on the display device.	4	Yes	Yes	No
set_pixel_format	3Ah	Defines how many bits per pixel are used in the interface.	1	Yes	Yes	Yes
set_scroll_area	33h	Defines the vertical scrolling and fixed area on display device.	6	Yes	No	No
set_scroll_start	37h	Defines the vertical scrolling starting point.	2	Yes	No	No
set_tear_off	34h	Synchronization information is not sent from the display module to the host processor.	0	Yes	No	No
set_tear_on	35h	Synchronization information is sent from the display module to the host processor at the start of VFP.	1	Yes	No	No
set_tear_scanline	44h	Synchronization information is sent from the display module to the host processor when the display device refresh reaches the provided scanline.	2	Yes	No	No
soft_reset	01h	Software Reset	0	Yes	Yes	Yes
write_LUT	2Dh	Fills the peripheral look-up table with the provided data.	variable	optional	No	No
write_memory_continue	3Ch	Transfer image information from the Host Processor interface to the peripheral from the last written location.	variable	Yes	Yes	No

Command	Hex Code	Description	Number of Parameters	Display Architecture Implementation Requirement		
				Type 1	Type 2	Type 3
write_memory_start	2Ch	Transfer image data from the Host Processor to the peripheral starting at the location provided by set_column_address and set_page_address.	variable	Yes	Yes	No

## 5.6 Command Accessibility

Table 2 provides command accessibility of several combinations of display and power modes.

**Table 2 Command Accessibility**

Command	Hex Code	Command Accessibility				
		Normal Mode On, Idle Mode Off, Sleep Mode Off	Normal Mode On, Idle Mode On, Sleep Mode Off	Partial Mode On, Idle Mode Off, Sleep Mode Off	Partial Mode On, Idle Mode On, Sleep Mode Off	Sleep Mode On
enter_idle_mode	39h	Yes	Yes	Yes	Yes	Yes
enter_invert_mode	21h	Yes	Yes	Yes	Yes	Yes
enter_normal_mode	13h	Yes	Yes	Yes	Yes	Yes
enter_partial_mode	12h	Yes	Yes	Yes	Yes	Yes
enter_sleep_mode	10h	Yes	Yes	Yes	Yes	Yes
exit_idle_mode	38h	Yes	Yes	Yes	Yes	Yes
exit_invert_mode	20h	Yes	Yes	Yes	Yes	Yes
exit_sleep_mode	11h	Yes	Yes	Yes	Yes	Yes
get_address_mode	0Bh	Yes	Yes	Yes	Yes	Yes
get_blue_channel	08h	Yes	Yes	N/A	N/A	Yes
get_diagnostic_result	0Fh	Yes	Yes	Yes	Yes	Yes
get_display_mode	0Dh	Yes	Yes	Yes	Yes	Yes
get_green_channel	07h	Yes	Yes	N/A	N/A	Yes
get_pixel_format	0Ch	Yes	Yes	Yes	Yes	Yes
get_power_mode	0Ah	Yes	Yes	Yes	Yes	Yes
get_red_channel	06h	Yes	Yes	N/A	N/A	Yes
get_scanline	45h	Yes	Yes	Yes	Yes	Yes
get_signal_mode	0Eh	Yes	Yes	Yes	Yes	Yes
nop	00h	Yes	Yes	Yes	Yes	Yes



Command	Hex Code	Command Accessibility				
		Normal Mode On, Idle Mode Off, Sleep Mode Off	Normal Mode On, Idle Mode On, Sleep Mode Off	Partial Mode On, Idle Mode Off, Sleep Mode Off	Partial Mode On, Idle Mode On, Sleep Mode Off	Sleep Mode On
read_DDB_continue	A8h	Yes	Yes	Yes	Yes	Yes
read_DDB_start	A1h	Yes	Yes	Yes	Yes	Yes
read_memory_continue	3Eh	Yes	Yes	Yes	Yes	Yes
read_memory_start	2Eh	Yes	Yes	Yes	Yes	Yes
set_address_mode	36h	Yes	Yes	Yes	Yes	Yes
set_column_address	2Ah	Yes	Yes	Yes	Yes	Yes
set_display_off	28h	Yes	Yes	Yes	Yes	Yes
set_display_on	29h	Yes	Yes	Yes	Yes	Yes
set_gamma_curve	26h	Yes	Yes	Yes	Yes	Yes
set_page_address	2Bh	Yes	Yes	Yes	Yes	Yes
set_partial_area	30h	Yes	Yes	Yes	Yes	Yes
set_pixel_format	3Ah	Yes	Yes	Yes	Yes	Yes
set_scroll_area	33h	Yes	Yes	Yes	Yes	Yes
set_scroll_start	37h	Yes	Yes	Yes	Yes	Yes
set_tear_off	34h	Yes	Yes	Yes	Yes	Yes
set_tear_on	35h	Yes	Yes	Yes	Yes	Yes
set_tear_scanline	44h	Yes	Yes	Yes	Yes	Yes
soft_reset	01h	Yes	Yes	Yes	Yes	Yes
write_LUT	2Dh	Yes	Yes	Yes	Yes	Yes
write_memory_continue	3Ch	Yes	Yes	Yes	Yes	Yes
write_memory_start	2Ch	Yes	Yes	Yes	Yes	Yes

## 5.7 Default Modes and Values

Table 3 provides default display modes, power modes and register values.

**Table 3 Default Display Mode, Power Mode and Register Values**

Command	Hex Code	Parameters	Default Modes and Values, Hex		
			Power-on Sequence	SW Reset	HW Reset
enter_idle_mode	39h	None	Idle Mode Off	Idle Mode Off	Idle Mode Off
enter_invert_mode	21h	None	Display Inversion Off	Display Inversion Off	Display Inversion Off
enter_normal_mode	13h	None	Normal Display mode On	Normal Display mode On	Normal Display mode On
enter_partial_mode	12h	None	Normal Display Mode On	Normal Display Mode On	Normal Display Mode On
enter_sleep_mode	10h	None	Sleep Mode On	Sleep Mode On	Sleep Mode On
exit_idle_mode	38h	None	Idle Mode Off	Idle Mode Off	Idle Mode Off
exit_invert_mode	20h	None	Display Inversion Off	Display Inversion Off	Display Inversion Off
exit_sleep_mode	11h	None	Sleep Mode On	Sleep Mode On	Sleep Mode On
get_address_mode	0Bh	1 <sup>st</sup>	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)
get_blue_channel	08h	1 <sup>st</sup>	00h	00h	00h
get_diagnostic_result	0Fh	1 <sup>st</sup>	00h	00h	00h
get_display_mode	0Dh	1 <sup>st</sup>	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)
get_green_channel	07h	1 <sup>st</sup>	00h	00h	00h

Command	Hex Code	Parameters	Default Modes and Values, Hex		
			Power-on Sequence	SW Reset	HW Reset
get_pixel_format	0Ch	1 <sup>st</sup>	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)
get_power_mode	0Ah	1 <sup>st</sup>	08h	08h	08h
get_red_channel	06h	1 <sup>st</sup>	00h	00h	00h
get_scanline	45h	1 <sup>st</sup> & 2 <sup>nd</sup>	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)
get_signal_mode	0Eh	1 <sup>st</sup>	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)
nop	00h	None	N/A	N/A	N/A
read_DDB_continue	A8h	all	See <i>MIPI Alliance Standard for Device Descriptor Block</i>		
read_DDB_start	A1h	all	See <i>MIPI Alliance Standard for Device Descriptor Block</i>		
read_memory_continue	3Eh	all	Random values	Not cleared	Not cleared
read_memory_start	2Eh	all	Random values	Not cleared	Not cleared
set_address_mode	36h	1 <sup>st</sup>	00000000b	No change from the value before SW reset	00000000b
set_column_address	2Ah	1 <sup>st</sup>	00h	00h	00h
		2 <sup>nd</sup>	00h	00h	00h

Command	Hex Code	Parameters	Default Modes and Values, Hex		
			Power-on Sequence	SW Reset	HW Reset
		3 <sup>rd</sup>	The frame memory column address corresponding to the last vertical line.	If set_address_mode's B5 = 0; The frame memory column address corresponding to the last vertical line.	The frame memory column address corresponding to the last vertical line.
		4 <sup>th</sup>		If set_address_mode's B5 = 1; The frame memory column address corresponding to the last horizontal line.	
set_display_off	28h	None	Display Off	Display Off	Display Off
set_display_on	29h	None	Display Off	Display Off	Display Off
set_gamma_curve	26h	1 <sup>st</sup>	01h	01h	01h
set_page_address	2Bh	1 <sup>st</sup>	00h	00h	00h
		2 <sup>nd</sup>			
		3 <sup>rd</sup>	The frame memory page address corresponding to the last horizontal line.	If set_address_mode's B5 = 0; The frame memory page address corresponding to the last horizontal line.  If set_address_mode's B5 = 1; The frame memory page address corresponding to the last vertical line.	The frame memory page address corresponding to the last horizontal line.
		4 <sup>th</sup>			
set_partial_area	30h	1 <sup>st</sup>	00h	00h	00h
		2 <sup>nd</sup>			
		3 <sup>rd</sup>	The frame	The frame memory	The frame

Command	Hex Code	Parameters	Default Modes and Values, Hex		
			Power-on Sequence	SW Reset	HW Reset
		4th	memory page address corresponding to the last horizontal line.	page address corresponding to the last horizontal line.	memory page address corresponding to the last horizontal line.
set_pixel_format	3Ah	1 <sup>st</sup>	07h	07h	07h
set_scroll_area	33h	1 <sup>st</sup>	00h	00h	00h
		2 <sup>nd</sup>	00h	00h	00h
		3 <sup>rd</sup>	The frame memory page address corresponding to the last horizontal line.	The frame memory page address corresponding to the last horizontal line.	The frame memory page address corresponding to the last horizontal line.
		4 <sup>th</sup>			
		5 <sup>th</sup>	00h	00h	00h
		6 <sup>th</sup>	00h	00h	00h
set_scroll_start	37h	1 <sup>st</sup>	00h	00h	00h
		2 <sup>nd</sup>	00h	00h	00h
set_tear_off	34h	None	TE line output OFF	TE line output OFF	TE line output OFF
set_tear_on	35h	1 <sup>st</sup>			
set_tear_scanline	44h	1 <sup>st</sup>	00h	00h	00h
		2 <sup>nd</sup>	00h	00h	00h
soft_reset	01h	None	N/A	N/A	N/A
write_LUT	2Dh	all	Random values	Contents of LUT protected	Random values
write_memory_continue	3Ch	all	Random values	Not cleared	Not cleared
write_memory_start	2Ch	all	Random values	Not cleared	Not cleared

## 6 Command Description

This section defines the commands supported by display modules implementing MIPI Alliance standards for display interfaces.

All commands consist of a single 8-bit byte, in some cases accompanied by parameters that supply necessary information for the correct execution of the command. Generally, the command and accompanying parameter bytes are transferred using bits 0 through 7 of the display interface, regardless of the interface width. The only exceptions are the `read_memory_continue`, `read_memory_start`, `write_memory_continue`, and `write_memory_start` commands. The full width of the display interface may be used by these commands. See sections 6.22, 6.23, 6.39, and 6.40 for the command descriptions.

Command flow charts in this section use the symbols defined in Figure 17.




Figure 17 Flowchart Legend

**6.1 enter\_idle\_mode**

**Interface** All  
**Command** 39h  
**Parameters** None


**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	1	0	0	1	39h

**Description**

This command causes the display module to enter Idle Mode.

In Idle Mode, color expression is reduced. Colors are shown on the display device using the MSB of each of the R, G and B color components in the frame memory.




**Figure 18 enter\_idle\_mode Example**

**Table 4 enter\_idle\_mode Memory Content vs. Display Color**

Color	R <sub>7</sub> R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> R <sub>3</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	G <sub>7</sub> G <sub>6</sub> G <sub>5</sub> G <sub>4</sub> G <sub>3</sub> G <sub>2</sub> G <sub>1</sub> G <sub>0</sub>	B <sub>7</sub> B <sub>6</sub> B <sub>5</sub> B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>
Black	0XXXXXXXX	0XXXXXXXX	0XXXXXXXX
Blue	0XXXXXXXX	0XXXXXXXX	1XXXXXXXX
Red	1XXXXXXXX	0XXXXXXXX	0XXXXXXXX
Magenta	1XXXXXXXX	0XXXXXXXX	1XXXXXXXX
Green	0XXXXXXXX	1XXXXXXXX	0XXXXXXXX
Cyan	0XXXXXXXX	1XXXXXXXX	1XXXXXXXX
Yellow	1XXXXXXXX	1XXXXXXXX	0XXXXXXXX
White	1XXXXXXXX	1XXXXXXXX	1XXXXXXXX

**Restrictions**

This command has no effect when the display module is already in Idle Mode.

502 **Flow Chart**

503

504

**Figure 19 enter\_idle\_mode Flow Chart**



**6.2 enter\_invert\_mode**


**Interface** All  
**Command** 21h  
**Parameters** None

**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	0	0	0	1	21h

**Description**

This command causes the display module to invert the image data only on the display device. The frame memory contents remain unchanged. No status bits are changed.




**Figure 20 enter\_invert\_mode Example**

**Restrictions**

This command has no effect when the display module is already inverting the display image.

**Flow Chart**



**Figure 21 enter\_invert\_mode Flow Chart**

520 **6.3 enter\_normal\_mode**

521 **Interface** All  
 522 **Command** 13h  
 523 **Parameters** None

524 **Command**

<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
<b>H•D</b>	0	0	0	1	0	0	1	1	13h

525 **Description**

526 This command causes the display module to enter the Normal mode.

527 Normal Mode is defined as Partial Display mode and Scroll mode are off.

528 The host processor sends PCLK, HS and VS information to Type 2 display modules two frames before this  
 529 command is sent when the display module is in Partial Display Mode.

530 **Restrictions**

531 This command has no effect when Normal Display mode is already active.

532 **Flow Chart**

533 See section 6.30 and section 6.32 for details of when to use this command.

534 **6.4 enter\_partial\_mode**535 **Interface** All536 **Command** 12h537 **Parameters** None538 **Command**

<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
<b>H•D</b>	0	0	0	1	0	0	1	0	12h

539 **Description**

540 This command causes the display module to enter the Partial Display Mode. The Partial Display Mode  
 541 window is described by the set\_partial\_area command. See section 6.30 for details.

542 To leave Partial Display Mode, the enter\_normal\_mode command should be written.

543 The host processor continues to send PCLK, HS and VS information to Type 2 display modules for two  
 544 frames after this command is sent when the display module is in Normal Display Mode.

545 **Restrictions**

546 This command has no effect when Partial Display Mode is already active.

547 **Flow Chart**

548 See section 6.30.

549 **6.5 enter\_sleep\_mode**

550 **Interface** All  
 551 **Command** 10h  
 552 **Parameters** None

553 **Command**

<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
<b>H•D</b>	0	0	0	1	0	0	0	0	10h

554 **Description**

555 This command causes the display module to enter the Sleep mode.

556 In this mode, all unnecessary blocks inside the display module are disabled except interface  
 557 communication. This is the lowest power mode the display module supports.


558 DBI or DSI Command Mode remains operational and the frame memory maintains its contents. The host  
 559 processor continues to send PCLK, HS and VS information to Type 2 and Type 3 display modules for two  
 560 frames after this command is sent when the display module is in Normal mode.

561 **Restrictions**

562 This command has no effect when the display module is already in Sleep mode.

563 The host processor must wait five milliseconds before sending any new commands to a display module  
 564 following this command to allow time for the supply voltages and clock circuits to stabilize.

565 The host processor must wait 120 milliseconds after sending an exit\_sleep\_mode command before sending  
 566 an enter\_sleep\_mode command.

567 **Flow Chart**

568

569

**Figure 22 enter\_sleep\_mode Flow Chart**

570 **6.6 exit\_idle\_mode**571 **Interface** All572 **Command** 38h573 **Parameters** None574 **Command**


Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	1	0	0	0	38h

575 **Description**

576 This command causes the display module to exit Idle mode.

577 **Restrictions**

578 This command has no effect when the display module is not in Idle mode.

579 **Flow Chart**

580

581

**Figure 23 exit\_idle\_mode Flow Chart**

**6.7 exit\_invert\_mode**


**Interface** All  
**Command** 20h  
**Parameters** None

**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	0	0	0	0	20h

**Description**

This command causes the display module to stop inverting the image data on the display device. The frame memory contents remain unchanged. No status bits are changed.




**Figure 24 exit\_invert\_mode Example**

**Restrictions**

This command has no effect when the display module is not inverting the display image.

**Flow Chart**



**Figure 25 exit\_invert\_mode Flow Chart**

597 **6.8 exit\_sleep\_mode**598 **Interface** All599 **Command** 11h600 **Parameters** None601 **Command**

<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
<b>H•D</b>	0	0	0	1	0	0	0	1	11h

602 **Description**

603 This command causes the display module to exit Sleep mode. All blocks inside the display module are  
604 enabled.

605 The host processor sends PCLK, HS and VS information to Type 2 and Type 3 display modules two frames  
606 before this command is sent when the display module is in Normal Mode.

607 **Restrictions**

608 This command shall not cause any visible effect on the display device when the display module is not in  
609 Sleep mode.


610 The host processor must wait five milliseconds after sending this command before sending another  
611 command. This delay allows the supply voltages and clock circuits to stabilize.

612 The host processor must wait 120 milliseconds after sending an exit\_sleep\_mode command before sending  
613 an enter\_sleep\_mode command.

614 The display module loads the display module's default values to the registers when exiting the Sleep mode.  
615 There shall not be any abnormal visual effect on the display device when loading the registers if the factory  
616 default and register values are the same or when the display module is not in Sleep mode.

617 The display module runs the self-diagnostic functions after this command is received. See section 5.3 for a  
618 description of the self-diagnostic functions.



619 **Flow Chart**

620

621

**Figure 26 exit\_sleep\_mode Flow Chart**

622 **6.9 get\_address\_mode**623 **Interface** All624 **Command** 0Bh625 **Parameters** See below626 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	1	0	1	1	0Bh

627 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	0	0	XXh

628 **Description**

629 The display module returns the current status.

630 Bit D7 – Page Address Order

631 ‘0’ = Top to Bottom

632 ‘1’ = Bottom to Top

633 Bit D6 – Column Address Order

634 ‘0’ = Left to Right

635 ‘1’ = Right to Left

636 Bit D5 - Page/Column Order

637 ‘0’ = Normal Mode

638 ‘1’ = Reverse Mode

639 Bit D4 – Line Address Order

640 ‘0’ = LCD Refresh Top to Bottom

641 ‘1’ = LCD Refresh Bottom to Top

642 Bit D3 – RGB/BGR Order

643 ‘0’ = RGB

644 ‘1’ = BGR

645 Bit D2 – Display Data Latch Data Order

646 ‘0’ = LCD Refresh Left to Right

647 ‘1’ = LCD Refresh Right to Left

648 Not applicable for display modules scanned line by line

649 Bit D1 – Reserved

650 Set to '0'


651 Bit D0 – Reserved

652 Set to '0'

653 **Restrictions**

654 None

655 **Flow Chart**



656 **Figure 27 `get_address_mode` Flow Chart**

657

**6.10 get\_blue\_channel****Interface** All**Command** 08h**Parameters** See below**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	1	0	0	0	08h

**Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	B7	B6	B5	B4	B3	B2	B1	B0	XXh

**Description**

The display module returns the blue component value of the first pixel in the active frame. This command is only valid for Type 2 and Type 3 display modules.

B7 is the MSB and B0 is the LSB.


Only the relevant bits are used according to the pixel format; unused bits are set to '0'.

**Examples:**

- 12 bit format: B3 is MSB and B0 is LSB. B[7:4] are set to '0'.
- 16 bit format: B5 is MSB, B1 is LSB and B7, B6 and B0 are set to '0'.
- 18 bit format: B5 is MSB and B0 is LSB. B7 and B6 are set to '0'.
- 24 bit format: B7 is MSB and B0 is LSB. All bits are used.

**Restrictions**

None

**Flow Chart****Figure 28 get\_blue\_channel Flow Chart**

**6.11 get\_diagnostic\_result****Interface** All**Command** 0Fh**Parameters** See below**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	1	1	1	1	0Fh

**Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	D1	D0	XXh

**Description**

The display module returns the self-diagnostic results following a Sleep Out command. See section 5.3 for a description of the status results.

Bit D7 – Register Loading Detection

Bit D6 – Functionality Detection

Bit D5 – Chip Attachment Detection

Set to '0' if feature unimplemented.

Bit D4 – Display Glass Break Detection


Set to '0' if feature unimplemented.

Bits D[3:0] – Reserved

Set to '0'.

**Restrictions**

None

**Flow Chart****Figure 29 get\_diagnostic\_result Flow Chart**

703 **6.12 get\_display\_mode**704 **Interface** All705 **Command** 0Dh706 **Parameters** See below707 **Command**

	<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
	H•D	0	0	0	0	1	1	0	1	0Dh

708

709 **Parameter**

	<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
	D•H	D7	0	D5	0	0	D2	D1	D0	XXh

710 **Description**

711 The display module returns the Display Image Mode status.

712 Bit D7 – Vertical Scrolling Status

713 ‘0’ = Vertical Scrolling is Off.

714 ‘1’ = Vertical Scrolling is On.

715 Bit D6 – Reserved

716 Set to ‘0’.

717 Bit D5 – Inversion On/Off

718 ‘0’ = Inversion is Off.

719 ‘1’ = Inversion is On.

720 Bit D4 – Reserved

721 Set to ‘0’.

722 Bit D3 – Reserved

723 Set to ‘0’.

724 Bits D[2:0] – Gamma Curve Selection


725

**Table 5 Gamma Curve Selection**

<b>Gamma Curve Selection</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Gamma Set (26h) Parameter</b>
Gamma Curve 1	0	0	0	GC0
Gamma Curve 2	0	0	1	GC1
Gamma Curve 3	0	1	0	GC2
Gamma Curve 4	0	1	1	GC3
Reserved	1	0	0	Reserved
Reserved	1	0	1	Reserved
Reserved	1	1	0	Reserved
Reserved	1	1	1	Reserved

726 **Restrictions**

727 None

728 **Flow Chart**

729

730

**Figure 30 get\_display\_mode Flow Chart**

731 **6.13 get\_green\_channel**732 **Interface** All733 **Command** 07h734 **Parameters** See below735 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	0	1	1	1	07h

736 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	G7	G6	G5	G4	G3	G2	G1	G0	XXh

737 **Description**

738 The display module returns the green component value of the first pixel in the active frame. This command  
 739 is only valid for Type 2 and Type 3 display modules.

740 G7 is the MSB and G0 is the LSB.


741 Only the relevant bits are used according to the pixel format; unused bits are set to '0'

742 Examples:

- 743 • 12 bit format: G3 is MSB and G0 is LSB. G[7:4] are set to '0'.
- 744 • 16 bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to '0'.
- 745 • 18 bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to '0'.
- 746 • 24 bit format: G7 is MSB and G0 is LSB. All bits are used.

747 **Restrictions**

748 None

749 **Flow Chart**

750 **Figure 31 get\_green\_channel Flow Chart**

751



**6.14 get\_pixel\_format****Interface** All**Command** 0Ch**Parameters** See below**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	1	1	0	0	0Ch

**Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	0	D6	D5	D4	0	D2	D1	D0	XXh

**Description**

This command gets the pixel format for the RGB image data used by the interface.

Bits D[6:4] – DPI Pixel Format Definition

Bits D[2:0] – DBI Pixel Format Definition

Bits D7 and D3 are not used.

The pixel formats are shown in Table 6.


**Table 6 Interface Pixel Formats**

Pixel Format	D6/D2	D5/D1	D4/D0
Reserved	0	0	0
3 bits/pixel	0	0	1
8 bits/pixel	0	1	0
12 bits/pixel	0	1	1
Reserved	1	0	0
16 bits/pixel	1	0	1
18 bits/pixel	1	1	0
24 bits/pixel	1	1	1

If a particular interface, either DBI or DPI, is not used then the corresponding bits in the parameter returned from the display module are undefined.

**Restrictions**

None

769 **Flow Chart**

770

771

**Figure 32 `get_pixel_format` Flow Chart**

772 **6.15 get\_power\_mode**773 **Interface** All774 **Command** 0Ah775 **Parameters** See below776 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	1	0	1	0	0Ah

777 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	0	0	XXh

778 **Description**

779 The display module returns the current power mode.

780 Bit D7 – Reserved

781 Set to ‘0’

782 Bit D6 - Idle Mode On/Off

783 ‘0’ = Idle Mode Off.

784 ‘1’ = Idle Mode On.

785 Bit D5 – Partial Mode On/Off

786 ‘0’ = Partial Mode Off.

787 ‘1’ = Partial Mode On.

788 Bit D4 – Sleep Modet

789 ‘0’ = Sleep Mode On.

790 ‘1’ = Sleep Mode Off.

791 Bit D3 – Display Normal Mode On/Off

792 ‘0’ = Display Normal Mode Off.

793 ‘1’ = Display Normal Mode On.

794 Bit D2 – Display On/Off

795 ‘0’ = Display is Off.

796 ‘1’ = Display is On.

797 Bit D1 – Reserved

798 Set to '0'

799 Bit D0 – Reserved

800 Set to '0'

801 **Restrictions**

802 None

803 **Flow Chart**




Figure 33 `get_power_mode` Flow Chart

806 **6.16 get\_red\_channel**807 **Interface** All808 **Command** 06h809 **Parameters** See below810 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	0	1	1	0	06h

811 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	R7	R6	R5	R4	R3	R2	R1	R0	XXh

812 **Description**

813 The display module returns the red component value of the first pixel in the active frame. This command is  
 814 only valid for Type 2 and Type 3 display modules.

815 R7 is the MSB and R0 is the LSB.


816 Only the relevant bits are used according to the pixel format; unused bits are set to '0'

817 Examples:

- 818 • 12 bit format: R3 is MSB and R0 is LSB. R[7:4] are set to '0'.
- 819 • 16 bit format: R5 is MSB, R1 is LSB and R7, R6 and R0 are set to '0'.
- 820 • 18 bit format: R5 is MSB and R0 is LSB. R7 and R6 are set to '0'.
- 821 • 24 bit format: R7 is MSB and R0 is LSB. All bits are used.

822 **Restrictions**

823 None

824 **Flow Chart**825 **Figure 34 get\_red\_channel Flow Chart**  
826

827 **6.17 get\_scanline**828 **Interface** All829 **Command** 45h830 **Parameters** See below831 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	1	0	0	0	1	0	1	45h

832 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	N15	N14	N13	N12	N11	N10	N9	N8	XXh

833 **Parameter 2**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	N7	N6	N5	N4	N3	N2	N1	N0	XXh

834 **Description**


835 The display module returns the current scanline, N, used to update the display device. The total number of  
 836 scanlines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scanline is defined as  
 837 the first line of V Sync and is denoted as Line 0.

838 When in Sleep Mode, the value returned by get\_scanline is undefined.

839 See *MIPI Alliance Standard for Display Pixel Interface (DPI-2)* [1] for definitions of VSYNC, VBP,  
 840 VACT, and VFP.

841 **Restrictions**

842 None

843 **Flow Chart**

844 **Figure 35 get\_scanline Flow Chart**  
 845

846 **6.18 get\_signal\_mode**847 **Interface** All848 **Command** 0Eh849 **Parameters** See below850 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	0	0	1	1	1	0	0Eh

851 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	0	0	0	0	0	0	X0h

852 **Description**

853 The display module returns the Display Signal Mode.

854 Bit D7 – Tearing Effect Line

855 ‘0’ = Tearing Effect Line Off.

856 ‘1’ = Tearing Effect On.

857 Bit D6 – Tearing Effect Line Output Mode.

858 See *MIPI Alliance Standard for Display Bus Interface* and section 5.1 for mode definitions.

859 ‘0’ = Mode 1.


860 ‘1’ = Mode 2.

861 Bit D[5:0] – Reserved

862 Set to ‘0’.

863 **Restrictions**

864 None

865 **Flow Chart**866 **Figure 36 get\_signal\_mode Flow Chart**

868 **6.19 nop**

869 **Interface** All  
 870 **Command** 00h  
 871 **Parameters** None

872 **Command**

	<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
	H•D	0	0	0	0	0	0	0	0	00h

873 **Description**

874 This command does not have any effect on the display module. It can be used to terminate a Frame  
 875 Memory Write or Read as described in the descriptions for write\_memory\_continue and  
 876 read\_memory\_continue.

877 **Restrictions**

878 None

879 **Flow Chart**

880 None



881 **6.20 read\_DDB\_continue**882 **Interface** All883 **Command** A8h884 **Parameters** See below885 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	1	0	1	0	1	0	0	0	A8h

886 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	D1	D0	XXh

887 .  
 888 .  
 889 .

890 **Parameter N**


Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	D1	D0	XXh

891 **Description**

892 See section 6.21.

893 **Restrictions**

894 A read\_DDB\_start command should be executed at least once before a read\_DDB\_continue command to  
 895 define the read location. Otherwise, data read with a read\_DDB\_continue command is undefined.

896 **Flow Chart**897 **Figure 37 read\_DDB\_continue Flow Chart**  
898

## 899 **6.21 read\_DDB\_start**

900 **Interface** All  
 901 **Command** A1h  
 902 **Parameters** See below

### 903 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	1	0	1	0	0	0	0	1	A1h

### 904 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	D1	D0	XXh

905 .  
 906 .  
 907 .

### 908 **Parameter N**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	D7	D6	D5	D4	D3	D2	D1	D0	XXh

### 909 **Description**

910 This command reads identifying and descriptive information from the peripheral. This information is  
 911 organized in the Device Descriptor Block (DDB) stored on the peripheral. The response to this command  
 912 returns a sequence of bytes that may be any length up to 64K bytes. Note that the returned sequence of  
 913 bytes does not necessarily correspond to the entire DDB; it may be a portion of a larger block of data.

914 The format of returned data is as follows:

915 Parameter 1: MS (most significant) byte of Supplier ID. Supplier ID is a unique value assigned to each  
 916 peripheral supplier by the MIPI organization.

917 Parameter 2: LS (least significant) byte of Supplier ID.

918 Parameter 3: MS (most significant) byte of Supplier Elective Data. This is a byte of information that is  
 919 determined by the supplier. It could include model number or revision information, for  
 920 example.

921 Parameter 4: LS (least significant) byte of Supplier Elective Data

922 Parameter 5: single-byte *Escape or Exit Code* (EEC). The code is interpreted as follows:

- 923 • FFh - Exit code – there is no more data in the Descriptor Block
- 924 • 00h - Escape code – there is supplier-proprietary data in the Descriptor Block (does not conform  
 925 to any MIPI Alliance standard)
- 926 • Any other value – there is DDB data in the Descriptor Block. The format and interpretation of this  
 927 data is documented in *MIPI Alliance Standard for Device Descriptor Block (DDB)*.

928 DDBs may contain many more data fields providing information about the peripheral.

929 In a DSI system, read activity takes the form of two separate transactions across the bus: first the read  
 930 command read\_DDB\_start from host processor to peripheral, which includes the bus turn-around token.  
 931 The peripheral then takes control of the bus and returns the requested data. The peripheral response to  
 932 read\_DDB\_start is a Long Packet type, so its length may be up to 64K bytes unless limited by a previous  
 933 set\_max\_return\_size command.


934 The response to a read\_DDB\_start command always starts at the beginning of the Device Descriptor Block.  
 935 After receiving the first packet and processing the returned DDB data, the host processor may initiate a  
 936 read\_DDB\_continue command to access the next portion of the DDB. A read\_DDB\_continue command  
 937 begins the next read at the location following the last byte of the previous data read from the DDB.

938 Subsequent read\_DDB\_continue commands can be used to read a DDB or supplier-proprietary block of  
 939 arbitrary size. There is, however, no obligation to read the entire block. The host processor may choose to  
 940 stop reading after completion of any read\_DDB\_xxx command.

#### 941 **Restrictions**

942 None

#### 943 **Flow Chart**



944  
 945 **Figure 38 read\_DDB\_start Flow Chart**

**6.22 read\_memory\_continue**

**Interface** All  
**Command** 3Eh  
**Parameters** See below

**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	1	1	1	0	3Eh

**Pixel Data 1**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
D•H	P15	P14	P13	P12	P11	P10	P9	P8	XXh

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	P7	P6	P5	P4	P3	P2	P1	P0	XXh

•  
•  
•

**Pixel Data N**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
D•H	P15	P14	P13	P12	P11	P10	P9	P8	XXh

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	P7	P6	P5	P4	P3	P2	P1	P0	XXh

**Description**

This command transfers image data from the display module's frame memory to the host processor continuing from the location following the previous read\_memory\_continue or read\_memory\_start command.

If set\_address\_mode B5 = 0:

Pixels are read continuing from the pixel location after the read range of the previous read\_memory\_start or read\_memory\_continue. The column register is then incremented and pixels are read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command.

If set\_address\_mode B5 = 1:

Pixels are read continuing from the pixel location after the read range of the previous read\_memory\_start or read\_memory\_continue. The page register is then incremented and pixels are read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command.

976 See section 6.25 for descriptions of the Start Column and End Column values.

977 See section 6.29 for descriptions of the Start Page and End Page values.

978 See *MIPI Alliance Standard for DPI-2* and *MIPI Alliance Standard for DBI-2* for color encoding for 8 or 9  
979 bit image data.


980 Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other  
981 possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel  
982 data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.

### 983 Restrictions

984 Regardless of the color mode set in `set_pixel_format`, the pixel format returned by `read_memory_continue`  
985 is always 24-bit so there is no restriction on the length of data.

986 A `read_memory_start` should follow a `set_column_address`, `set_page_address` or `set_address_mode` to  
987 define the read location. Otherwise, data read with `read_memory_continue` is undefined.

### 988 Flow Chart



989 **Figure 39 `read_memory_continue` Flow Chart**  
990

## 991 **6.23 read\_memory\_start**

992 **Interface** All  
 993 **Command** 2Eh  
 994 **Parameters** See below

### 995 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	1	1	0	2Eh

### 996 **Pixel Data 1**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
D•H	P15	P14	P13	P12	P11	P10	P9	P8	XXh

997

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	P7	P6	P5	P4	P3	P2	P1	P0	XXh

998

999

1000

•  
•  
•

### 1001 **Pixel Data N**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
D•H	P15	P14	P13	P12	P11	P10	P9	P8	XXh

1002

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
D•H	P7	P6	P5	P4	P3	P2	P1	P0	XXh

### 1003 **Description**

1004 This command transfers image data from the display module's frame memory to the host processor starting  
 1005 at the pixel location specified by preceding set\_column\_address and set\_page\_address commands.

1006 If set\_address\_mode B5 = 0:

1007 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1008 Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read  
 1009 from the frame memory until the column register equals the End Column (EC) value. The column register  
 1010 is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the  
 1011 page register equals the End Page (EP) value and the column register equals the EC value, or the host  
 1012 processor sends another command.

1013 If set\_address\_mode B5 = 1:

1014 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1015 Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from  
 1016 the frame memory until the page register equals the End Page (EP) value. The page register is then reset to  
 1017 SP and the column register is incremented. Pixels are read from the frame memory until the column register  
 1018 equals the End Column (EC) value and the page register equals the EP value, or the host processor sends  
 1019 another command.

1020 See section 6.25 for descriptions of the Start Column and End Column values.

1021 See section 6.29 for descriptions of the Start Page and End Page values.


1022 See MIPI Alliance DPI-2 and DBI-2 specifications for color encoding for 8 or 9 data bit image data.

1023 Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other  
 1024 possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel  
 1025 data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.

#### 1026 **Restrictions**

1027 Regardless of the color mode set in set\_pixel\_format, the pixel format returned by read\_memory\_continue  
 1028 is always 24-bit so there is no restriction on the length of data.

#### 1029 **Flow Chart**



1030

1031

**Figure 40 read\_memory\_start Flow Chart**

6.24 set\_address\_mode

Interface All  
Command 36h  
Parameters See below

Command

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	0	1	1	0	36h

Parameter

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	B7	B6	B5	B4	B3	B2	B1	B0	XXh

Description

This command sets the data order for transfers from the host processor to display module’s frame memory, bits B[7:5] and B3, and from the display module’s frame memory to the display device, bits B[2:0] and B4.

All bits are valid for peripherals based on the Type 2 display architecture operating in Command Mode, or for peripherals based on the Type 1 display architecture. Bits B5, B4, B2 and B1 have no effect on peripherals based on the Type 2 display architecture operating in Video Mode, or for peripherals based on the Type 3 display architecture.

No status bits are changed.

Bit B7 – Page Address Order

This bit controls the order that Pages of data are transferred from the host processor to the peripheral’s frame memory.

‘0’ = Top to Bottom, Pages transferred from SP to EP

‘1’ = Bottom to Top, Pages transferred from EP to SP




Figure 41 B7 Page Address Order



1054 Bit B6 – Column Address Order

1055 This bit controls the order that Columns of data are transferred from the host processor to the peripheral's  
1056 frame memory.

1057 '0' = Left to Right, Columns transferred from SC to EC

1058 '1' = Right to Left, Columns transferred from EC to SC




Figure 42 B6 Column Address Order

1062 Bit B5 – Page/Column Addressing Order

1063 This bit controls the order that Columns of data are transferred from the host processor to the peripheral's  
1064 frame memory.

1065 '0' = Normal Mode

1066 See section 6.40 (B5 = 0) for a description of Normal Mode operation.

1067 '1' = Reverse Mode

1068 See section 6.40 (B5 = 1) for a description of Reverse Mode operation.




Figure 43 B5 Page/Column Addressing Order

## 1072 Bit B4 – Display Device Line Refresh Order

1073 This bit controls the display device's horizontal line refresh order. The image shown on the display device  
 1074 is unaffected, regardless of the bit setting.

1075 '0' = Display device is refreshed from the top line to the bottom line


1076 '1' = Display device is refreshed from the bottom line to the top line

## 1077 Bit B3 – RGB/BGR Order

1078 This bit controls the RGB data order transferred from the peripheral's frame memory to the display device.

1079 '0' = Pixels sent in RGB order

1080 '1' = Pixels sent in BGR order



1081

1082

**Figure 44 B3 RGB Order**

## 1083 Bit B2 – Display Data Latch Data Order

1084 This bit controls the display device's vertical line data latch order. The image shown on the display device  
 1085 is unaffected, regardless of the bit setting.

1086 '0' = Display device is refreshed from the left side to the right side

1087 '1' = Display device is refreshed from the right side to the left side


1088 Note: This bit has no visual effect if the display device is refreshed line by line.

1089 Bit B1 – Flip Horizontal

1090 This bit flips the image shown on the display device left to right. No change is made to the frame memory.

1091 ‘0’ = Normal

1092 ‘1’ = Flipped



1093  
1094


1095 **Figure 45 B1 Flip Horizontal**

1096 Bit B0 – Flip Vertical

1097 This bit flips the image shown on the display device top to bottom. No change is made to the frame memory.

1099 ‘0’ = Normal

1100 ‘1’ = Flipped




1101  
1102

1103 **Figure 46 B0 Flip Vertical**

1104 **Restrictions**

1105 None

1106 **Flow Chart**

1107

1108

**Figure 47 set\_address\_mode Flow Chart**

1109 **6.25 set\_column\_address**1110 **Interface** All1111 **Command** 2Ah1112 **Parameters** See below1113 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	0	1	0	2Ah

1114 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	XXh

1115 **Parameter 2**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	XXh

1116 **Parameter 3**


Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	XXh

1117 **Parameter 4**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	XXh

1118 **Description**

1119 This command defines the column extent of the frame memory accessed by the host processor with the  
 1120 read\_memory\_continue and write\_memory\_continue commands. No status bits are changed.




1121

1122

**Figure 48 set\_column\_address Example**1123 **Restrictions**

1124 SC[15:0] must always be equal to or less than EC[15:0].

1125 If SC[15:0] or EC[15:0] is greater than the available frame memory then the parameter is not updated.

1126 **Flow Chart**

1127

1128


**Figure 49 set\_column\_address Flow Chart**

1129 **6.26 set\_display\_off**1130 **Interface** All1131 **Command** 28h1132 **Parameters** None1133 **Command**


Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	0	0	0	28h

1134 **Description**

1135 This command causes the display module to stop displaying the image data on the display device. The  
 1136 frame memory contents remain unchanged. No status bits are changed.

1137  
1138 **Figure 50 set\_display\_off Example**1139 **Restrictions**

1140 This command has no effect when the display panel is already off.

1141 **Flow Chart**1142  
1143 **Figure 51 set\_display\_off Flow Chart**

**6.27 set\_display\_on**


**Interface** All  
**Command** 29h  
**Parameters** None

**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	0	0	1	29h

**Description**

This command causes the display module to start displaying the image data on the display device. The frame memory contents remain unchanged. No status bits are changed.




**Figure 52 set\_display\_on Example**

**Restrictions**

This command has no effect when the display panel is already on.

**Flow Chart**



**Figure 53 set\_display\_on Flow Chart**



1159 **6.28 set\_gamma\_curve**1160 **Interface** All1161 **Command** 26h1162 **Parameters** See below1163 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	0	1	1	0	26h

1164 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	XXh

1165 **Description**

1166 This command selects the desired gamma curve for the display device. Four fixed gamma curves are  
 1167 defined in section 5.2. A curve is selected by setting the appropriate bit in the parameter as described in the  
 1168 following table.


1169 **Table 7 Gamma Curves**

GC[7:0]	Parameter	Curve Selected
00h	None	No curve selected
01h	GC0	Gamma Curve 1
02h	GC1	Gamma Curve 2
04h	GC2	Gamma Curve 3
08h	GC3	Gamma Curve 4

1170 Note: All other values are reserved.

1171 **Restrictions**

1172 Values of GC[7:0] not shown in Table 7 above are reserved and shall not change the currently selected  
 1173 gamma curve.

1174 **Flow Chart**

1175

1176

**Figure 54 set\_gamma\_curve Flow Chart**

1177 **6.29 set\_page\_address**1178 **Interface** All1179 **Command** 2Bh1180 **Parameters** See below1181 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	0	1	1	0Bh

1182 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	XXh

1183 **Parameter 2**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	SP 7	SP 6	SP 5	SP 4	SP 3	SP 2	SP 1	SP 0	XXh

1184 **Parameter 3**


Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	XXh

1185 **Parameter 4**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	EP7	EP 6	EP 5	EP 4	EP 3	EP 2	EP 1	EP 0	XXh


1186 **Description**

1187 This command defines the page extent of the frame memory accessed by the host processor with the  
 1188 write\_memory\_continue and read\_memory\_continue command. No status bits are changed.

1189 **Figure 55 set\_page\_address Example**1191 **Restrictions**

1192 SP[15:0] must always be equal to or less than EP[15:0]

1193 If SP[15:0] or EP[15:0] is greater than the available frame memory then the parameter is not updated.

1194 **Flow Chart**

1195

1196

**Figure 56 set\_page\_address Flow Chart**

### 1197 **6.30 set\_partial\_area**

1198 **Interface** All  
 1199 **Command** 30h  
 1200 **Parameters** See below

#### 1201 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	0	0	0	0	30h

#### 1202 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	XXh

#### 1203 **Parameter 2**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	XXh

#### 1204 **Parameter 3**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	XXh


#### 1205 **Parameter 4**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	XXh


#### 1206 **Description**

1207 This command defines the Partial Display mode's display area. There are two parameters associated with  
 1208 this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in  
 1209 Figure 57 and Figure 59. SR and ER refer to the Frame Memory Line Pointer.

1210 If End Row > Start Row




1211 **Figure 57 set\_partial\_area with set\_address\_mode B4 = 0**  
 1212




**Figure 58 set\_partial\_area with set\_address\_mode B4=1**

If Start Row > End Row



**Figure 59 set\_partial\_area with set\_address\_mode B4 = 0**




**Figure 60 set\_partial\_area with set\_address\_mode B4 = 1**

#### **Restrictions**

SR[15:0] and ER[15:0] cannot be 0000h nor exceed the last vertical line number.

1222 **Flow Chart**

1223 To enter Partial Display mode




1224

1225

**Figure 61 Entering Partial Display Mode Flow Chart**

1226 To exit Partial Display mode



1227

1228

**Figure 62 Exiting Partial Display Mode Flow Chart**



1229 **6.31 set\_pixel\_format**1230 **Interface** All1231 **Command** 3Ah1232 **Parameters** See below1233 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	1	0	1	0	3Ah

1234 **Parameter**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	X	D6	D5	D4	X	D2	D1	D0	XXh

1235 **Description**

1236 This command sets the pixel format for the RGB image data used by the interface.

1237 Bits D[6:4] – DPI Pixel Format Definition

1238 Bits D[2:0] – DBI Pixel Format Definition

1239 Bits D7 and D3 are not used.


1240 The pixel formats are shown in Table 6.

1241 If a particular interface, either DBI or DPI, is not used then the corresponding bits in the parameter are ignored.  
1242

1243 In 12, 16 &amp; 18 bits/Pixel modes, the LUT is applied to transfer data into the frame memory.

1244 **Restrictions**

1245 There is no visible effect until the frame memory is written.

1246 **Flow Chart**

1247

1248

**Figure 63 set\_pixel\_format Flow Chart**

1249 **6.32 set\_scroll\_area**

1250 **Interface** All  
 1251 **Command** 33h  
 1252 **Parameters** See below

1253 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	0	0	1	1	33h

1254 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	TFA15	TFA14	TFA13	TFA12	TFA11	TFA10	TFA9	TFA8	XXh

1255 **Parameter 2**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	TFA7	TFA6	TFA5	TFA4	TFA3	TFA2	TFA1	TFA0	XXh

1256 **Parameter 3**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	VSA15	VSA14	VSA13	VSA12	VSA11	VSA10	VSA9	VSA8	XXh

1257 **Parameter 4**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	VSA7	VSA6	VSA5	VSA4	VSA3	VSA2	VSA1	VSA0	XXh

1258 **Parameter 5**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	BFA15	BFA14	BFA13	BFA12	BFA11	BFA10	BFA9	BFA8	XXh

1259 **Parameter 6**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	BFA7	BFA6	BFA5	BFA4	BFA3	BFA2	BFA1	BFA0	XXh

1260 **Description**

1261 This command defines the display module's Vertical Scrolling Area.


1262 If set\_address\_mode B4 = 0:

1263 The 1<sup>st</sup> & 2<sup>nd</sup> parameter, TFA[15:0], describes the Top Fixed Area in number of lines from the top of the  
 1264 frame memory. The top of the frame memory and top of the display device are aligned.

1265 The 3<sup>rd</sup> & 4<sup>th</sup> parameter, VSA[15:0], describes the height of the Vertical Scrolling Area in number of lines  
 1266 of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area  
 1267 starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling  
 1268 Area ends immediately before the top most line of the Bottom Fixed Area.

1269 The 5<sup>th</sup> & 6<sup>th</sup> parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the bottom of  
 1270 the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

1271 TFA, VSA and BFA refer to the Frame Memory Line Pointer.



1272

1273 **Figure 64 set\_scroll\_area set\_address\_mode B4 = 1 Example**


1274 If set\_address\_mode B4 = 1:

1275 The 1<sup>st</sup> & 2<sup>nd</sup> parameter, TFA[15:0], describes the Top Fixed Area in number of lines from the bottom of the  
 1276 frame memory. The bottom of the frame memory and bottom of the display device are aligned.

1277 The 3<sup>rd</sup> & 4<sup>th</sup> parameter, VSA[15:0], describes the height of the Vertical Scrolling Area in number of lines  
 1278 of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area  
 1279 starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area  
 1280 ends immediately before the bottom most line of the Bottom Fixed Area.

1281 The 5<sup>th</sup> & 6<sup>th</sup> parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the top of the  
 1282 frame memory. The top of the frame memory and top of the display device are aligned.

1283 TFA, VSA and BFA refer to the Frame Memory Line Pointer.




1284

1285 **Figure 65 set\_scroll\_area set\_address\_mode B4 = 1 Example**

## 1286 Restrictions

1287 The sum of TFA, VSA and BFA must equal the number of the display device's horizontal lines (pages),  
 1288 otherwise Scrolling mode is undefined.

1289 In Vertical Scroll Mode, set\_address\_mode B5 should be set to '0' – this only affects the Frame Memory  
 1290 Write.

1291 **Flow Chart****Figure 66 set\_scroll\_area Flow Chart**

1294 **6.33 set\_scroll\_start**  
1295 **Interface** All  
1296 **Command** 37h  
1297 **Parameters** See below

1298 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	0	1	1	1	37h

1299 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	VSP15	VSP14	VSP13	VSP12	VSP11	VSP10	VSP9	VSP8	XXh

1300 **Parameter 2**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	VSP7	VSP6	VSP5	VSP4	VSP3	VSP2	VSP1	VSP0	XXh

1301 **Description**

1302 This command sets the start of the vertical scrolling area in the frame memory. The vertical scrolling area is  
1303 fully defined when this command is used with the set\_scroll\_area command


1304 The set\_scroll\_start command has one parameter, the Vertical Scroll Pointer. The VSP defines the line in  
1305 the frame memory that is written to the display device as the first line of the vertical scroll area. See section  
1306 6.32 for a description of the vertical scroll area.

1307 The displayed image also depends on the setting of the Line Address Order bit, B4, in the  
1308 set\_address\_mode register. See the examples below.

1309 If set\_address\_mode B4 = 0:

1310 Example:

1311 When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3.



1312


1313

**Figure 67 set\_scroll\_start set\_address\_mode B4 = 0**

1314 If set\_address\_mode B4 = 1:

1315 Example:

1316 When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3.



1317

1318

**Figure 68 set\_scroll\_start set\_address\_mode B4 = 1**

#### 1319 Restrictions

1320 Since the value of the Vertical Scrolling Start Address is absolute with reference to the Frame Memory, it  
 1321 must not enter the fixed areas, see section 6.32, otherwise an undesirable image may be shown on the  
 1322 Display Panel.

1323 The following conditions shall apply:

1324 If set\_address\_mode B4 = 0,  $TFA[15:0] - 1 < VSP[15:0] < \# \text{ of lines in frame memory} - BFA[15:0]$

1325 If set\_address\_mode B4 = 1,  $BFA[15:0] - 1 < VSP[15:0] < \# \text{ of lines in frame memory} - TFA[15:0]$

#### 1326 Flow Chart

1327 See section 6.32 description.

1328 **6.34 set\_tear\_off**  
 1329 **Interface** All  
 1330 **Command** 34h  
 1331 **Parameters** None

1332 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	0	1	0	0	34h

1333 **Description**

1334 This command turns off the display module's Tearing Effect output signal on the TE signal line.

1335 **Restrictions**

1336 This command has no effect when the Tearing Effect output is already off.

1337 **Flow Chart**




Figure 69 set\_tear\_off Flow Chart

**6.35 set\_tear\_on**

**Interface** All  
**Command** 35h  
**Parameters** See below

**Command**

Direction H•D	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
	0	0	1	1	0	1	0	1	35h

**Parameter**

Direction H•D	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
	X	X	X	X	X	X	X	M	XXh


**Description**

This command turns on the display module's Tearing Effect output signal on the TE signal line. The TE signal is not affected by changing set\_address\_mode bit B4.

The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.


If M = 0:

The Tearing Effect Output line consists of V-Blanking information only.

**Figure 70 set\_tear\_on M = 0**

If M = 1:

The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.

**Figure 71 set\_tear\_on M = 1**


The Tearing Effect Output line shall be active low when the display module is in Sleep mode.

See *MIPI Alliance Standard for Display Bus Interface* for definitions of  $t_{vdl}$  and  $t_{vdh}$ .

**Restrictions**

This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE) output is already ON, the TE output shall continue to operate as programmed by the previous set\_tear\_on, or set\_tear\_scanline, command until the end of the frame.



1364 **Flow Chart**

1365

1366

**Figure 72 set\_tear\_on Flow Chart**

**6.36 set\_tear\_scanline**

**Interface** All  
**Command** 44h  
**Parameters** See below

**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	1	0	0	0	1	0	0	44h

**Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	N15	N14	N13	N12	N11	N10	N9	N8	XXh

**Parameter 2**


Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	N7	N6	N5	N4	N3	N2	N1	N0	XXh

**Description**

This command turns on the display module's Tearing Effect output signal on the TE signal line when the display module reaches line N. The TE signal is not affected by changing set\_address\_mode bit B4.

The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.

The Tearing Effect Output line consists of V-Blanking information only.

**Figure 73 set\_tear\_scanline**


Note that set\_tear\_scanline with N = 0 is equivalent to set\_tear\_on with M = 0.

The Tearing Effect Output line shall be active low when the display module is in Sleep mode.

See *MIPI Alliance Standard for Display Bus Interface* for definitions of  $t_{vdl}$  and  $t_{vdh}$  and *MIPI Alliance Standard for Display Serial Interface* for definition of display module line numbers.

**Restrictions**

This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE) output is already ON, the TE output shall continue to operate as programmed by the previous set\_tear\_on, or set\_tear\_scanline, command until the end of the frame.

1389 **Flow Chart**

1390

1391

**Figure 74 set\_tear\_scanline Flow Chart**

1392 **6.37 soft\_reset**1393 **Interface** All1394 **Command** 01h1395 **Parameters** None1396 **Command**

	<b>Direction</b>	<b>D7</b>	<b>D6</b>	<b>D5</b>	<b>D4</b>	<b>D3</b>	<b>D2</b>	<b>D1</b>	<b>D0</b>	<b>Hex Code</b>
	<b>H•D</b>	0	0	0	0	0	0	0	1	01h

1397 **Description**

1398 The display module performs a software reset. Registers are written with their SW Reset default values.  
 1399 See section 5.7 for a list of the reset values.


1400 Frame Memory contents are unaffected by this command.

1401 **Restrictions**

1402 The host processor must wait five milliseconds before sending any new commands to a display module  
 1403 following this command. The display module updates the registers during this time.

1404 If a soft\_reset is sent when the display module is in Sleep Mode, the host processor must wait 120  
 1405 milliseconds before sending an exit\_sleep\_mode command.

1406 soft\_reset should not be sent when the display module is not in Sleep mode.

1407 **Flow Chart**

1408

1409

**Figure 75 soft\_reset Flow Chart**

1410 **6.38 write\_LUT**1411 **Interface** All1412 **Command** 2Dh1413 **Parameters** See below1414 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	1	0	1	2Dh

1415 **Parameter 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	R7	R6	R5	R4	R3	R2	R1	R0	XXh

1416 .

1417 .

1418 .

1419 **Parameter N**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	R7	R6	R5	R4	R3	R2	R1	R0	XXh

1420 **Parameter N + 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	G7	G6	G5	G4	G3	G2	G1	G0	XXh

1421 .

1422 .

1423 .

1424 **Parameter N + M**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	G7	G6	G5	G4	G3	G2	G1	G0	XXh

1425 **Parameter N + M + 1**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	B7	B6	B5	B4	B3	B2	B1	B0	XXh

1426 .

1427 .

1428 .

1429 **Parameter 2\*N + M**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	B7	B6	B5	B4	B3	B2	B1	B0	XXh

1430 **Description**

1431 This command sets the LUT for pixel color depth conversions. Six conversions are supported as indicated  
 1432 in Table 8.

1433

**Table 8 LUT Color Depth Conversions**

Convert from Color Depth	Convert to Color Depth		
	24	18	16
18	Yes	N/A	N/A
16	Yes	Yes	N/A
12	Yes	Yes	Yes

1434 The LUT size depends on the pixel format of the display module. In the list below, N is the number of red  
 1435 or blue components and M is the number of green components in the LUT.

1436 16-bit color display modules:  $N = M = 16$ ; Total LUT Size =  $2*N + M = 48$  bytes.

1437 18-bit color display modules:  $N = 32$ ,  $M = 64$ ; Total LUT Size =  $2*N + M = 128$  bytes.

1438 24-bit color display modules:  $N = M = 64$ ; Total LUT Size =  $2*N + M = 192$  bytes.


1439 Regardless of host processor color depth, the defined size of the LUT shall be written according to the  
 1440 number of colors supported by the display module. See Annex A.

1441 This command has no effect on other commands or the contents of frame memory. Visible changes take  
 1442 effect the next time the frame memory is written.

#### 1443 Restrictions

1444 None

#### 1445 Flow Chart



1446

1447

**Figure 76 write\_LUT Flow Chart**

**6.39 write\_memory\_continue**

**Interface** All  
**Command** 3Ch  
**Parameters** See below

**Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	1	1	1	0	0	3Ch

**Pixel Data 1**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
H•D	P15	P14	P13	P12	P11	P10	P9	P8	XXh

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	P7	P6	P5	P4	P3	P2	P1	P0	XXh

•  
•  
•

**Pixel Data N**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
H•D	P7	P6	P5	P4	P3	P2	P1	P0	XXh

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	P7	P6	P5	P4	P3	P2	P1	P0	XXh

**Description**

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write\_memory\_continue or write\_memory\_start command.

If set\_address\_mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write\_memory\_start or write\_memory\_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) \* (EP – SP + 1) the extra pixels are ignored.

If set\_address\_mode B5 = 1:

Data is written continuing from the pixel location after the write range of the previous write\_memory\_start or write\_memory\_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) \* (EP – SP + 1) the extra pixels are ignored.

1479 See section 6.25 for descriptions of the Start Column and End Column values.

1480 See section 6.29 for descriptions of the Start Page and End Page values.

1481 See MIPI Alliance DPI-2 and DBI-2 specifications for color encoding for 8 or 9 data bit image data.

1482 Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other  
1483 possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel  
1484 data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.

1485 The relationship between some common colors and the corresponding image data are shown in the  
1486 following table.


1487 **Table 9 Common Color Encoding**

Color	Red Component	Green Component	Blue Component
Black	All bits = 0	All bits = 0	All bits = 0
Red	All bits = 1	All bits = 0	All bits = 0
Green	All bits = 0	All bits = 1	All bits = 0
Blue	All bits = 0	All bits = 0	All bits = 1
Cyan	All bits = 0	All bits = 1	All bits = 1
Yellow	All bits = 1	All bits = 1	All bits = 0
Magenta	All bits = 1	All bits = 0	All bits = 1
White	All bits = 1	All bits = 1	All bits = 1

#### 1488 Restrictions

1489 A write\_memory\_start should follow a set\_column\_address, set\_page\_address or set\_address\_mode to  
1490 define the write address. Otherwise, data written with write\_memory\_continue is written to undefined  
1491 addresses.

#### 1492 Flow Chart



1493 **Figure 77 write\_memory\_continue Flow Chart**  
1494



1495

1496 **6.40 write\_memory\_start**

1497 **Interface** All  
 1498 **Command** 2Ch  
 1499 **Parameters** See below

1500 **Command**

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	0	0	1	0	1	1	0	0	2Ch

1501 **Pixel Data 1**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
H•D	P15	P14	P13	P12	P11	P10	P9	P8	XXh

1502

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	P7	P6	P5	P4	P3	P2	P1	P0	XXh

1503

1504

1505

•  
•  
•

1506 **Pixel Data N**

Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
H•D	P15	P14	P13	P12	P11	P10	P9	P8	XXh

1507

Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
H•D	P7	P6	P5	P4	P3	P2	P1	P0	XXh

1508 **Description**

1509 This command transfers image data from the host processor to the display module's frame memory starting  
 1510 at the pixel location specified by preceding set\_column\_address and set\_page\_address commands.

1511 If set\_address\_mode B5 = 0:

1512 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1513 Pixel Data 1 is stored in frame memory at (SC, SP). The column register is then incremented and pixels are  
 1514 written to the frame memory until the column register equals the End Column (EC) value. The column  
 1515 register is then reset to SC and the page register is incremented. Pixels are written to the frame memory  
 1516 until the page register equals the End Page (EP) value and the column register equals the EC value, or the  
 1517 host processor sends another command. If the number of pixels exceeds (EC – SC + 1) \* (EP – SP + 1) the  
 1518 extra pixels are ignored.

1519 If set\_address\_mode B5 = 1:

1520 The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively.

1521 Pixel Data 1 is stored in frame memory at (SC, SP). The page register is then incremented and pixels are  
 1522 written to the frame memory until the page register equals the End Page (EP) value. The page register is  
 1523 then reset to SP and the column register is incremented. Pixels are written to the frame memory until the

1524 column register equals the End column (EC) value and the page register equals the EP value, or the host  
 1525 processor sends another command. If the number of pixels exceeds  $(EC - SC + 1) * (EP - SP + 1)$  the extra  
 1526 pixels are ignored.

1527 See section 6.25 for descriptions of the Start Column and End Column values.

1528 See section 6.29 for descriptions of the Start Page and End Page values.

1529 See MIPI Alliance DPI-2 and DBI-2 specifications for color encoding for 8 or 9 data bit image data.

1530 Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other  
 1531 possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel  
 1532 data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.


1533 The relationship between some common colors and the corresponding image data are shown in the  
 1534 following table.

1535 **Table 10 Common Color Encoding**

Color	Red Component	Green Component	Blue Component
Black	All bits = 0	All bits = 0	All bits = 0
Red	All bits = 1	All bits = 0	All bits = 0
Green	All bits = 0	All bits = 1	All bits = 0
Blue	All bits = 0	All bits = 0	All bits = 1
Cyan	All bits = 0	All bits = 1	All bits = 1
Yellow	All bits = 1	All bits = 1	All bits = 0
Magenta	All bits = 1	All bits = 0	All bits = 1
White	All bits = 1	All bits = 1	All bits = 1

#### 1536 **Restrictions**

1537 A write\_memory\_start should follow a set\_column\_address, set\_page\_address or set\_address\_mode to  
 1538 define the write location. Otherwise, data written with write\_memory\_start and any following  
 1539 write\_memory\_continue commands is written to undefined locations.

1540 **Flow Chart**

1541

1542

**Figure 78 write\_memory\_start Flow Chart**


## Annex A Pixel-to-Byte Mapping

Many of the commands in this specification utilize display panel properties and therefore refer to pixels and scan lines. However, numerous components of a display system are inherently byte oriented. Therefore, a consistent method should be used to convert pixel formats to bytes to ensure interoperability among all components. This section defines the pixel-to-byte mapping used by this specification.

Note the set\_address\_mode command (section 6.24) affects the bit ordering within a pixel, red and blue components may be swapped, and the order pixels are transferred across the interface. The figures in this section are shown with set\_address\_mode B4=B5=B6=B7=0.

### A.1 Three Bits per Pixel Format

Three bits per pixel formats do not map directly to byte boundaries and therefore require special handling. In this pixel format, each byte holds two pixels. Two bits in each byte convey no color information. The organization of bits is shown in Figure 79.



**Figure 79 Three Bits per Pixel Format to Byte Mapping**

## A.2 Eight Bits per Pixel Format

Eight bits per pixel formats map directly to byte boundaries and therefore require no special handling. Figure 80 shows the mapping of pixels to bytes.




Figure 80 Eight Bits per Pixel Format to Byte Mapping

## A.3 Twelve Bits per Pixel Format

Twelve bits per pixel formats do not map directly to byte boundaries and therefore require special handling. In this pixel format, three bytes hold two pixels. Figure 81 shows the mapping of pixels to bytes.




Figure 81 Twelve Bits per Pixel Format to Byte Mapping

#### A.4 Sixteen Bits per Pixel Format

Sixteen bits per pixel formats do not map directly to byte boundaries and therefore require special handling. However, this format is simpler than twelve bit formats since one pixel occupies two bytes. Figure 82 shows the mapping of pixels to bytes.




Figure 82 Sixteen Bits per Pixel Format to Byte Mapping

#### A.5 Eighteen Bits per Pixel Format

Eighteen bits per pixel formats do not map directly to byte boundaries and therefore require special handling. In this pixel format, each pixel occupies three bytes (24-bits), one for each color component. Two bits in each byte convey no color information. Figure 83 shows the mapping of pixels to bytes.





Figure 83 Eighteen Bits per Pixel Format to Byte Mapping

## A.6 Twenty-four Bits per Pixel Format

Twenty-four bits per pixel formats do not map directly to byte boundaries and therefore require special handling. This format is similar to the eighteen bits per pixel format since one pixel occupies three bytes. However, all bits in this format convey color information. Figure 84 shows the mapping of pixels to bytes.



**Figure 84 Twenty-four Bits per Pixel Format to Byte Mapping**



## Annex B Color Depth Conversion Look-up Tables (informative)

### B.1 Color Depth Conversion LUT – 12-bit Color to 16-bit Color

Table 11 12-bit to 16-bit LUT Red Component Values

R input (4-bit) 12-bits/pixel 4,096 colors	R output (5-bit) 16-bits/pixel 65,536 colors	write_LUT Parameter
0000	$R_{004} R_{003} R_{002} R_{001} R_{000}$	1
0001	$R_{014} R_{013} R_{012} R_{011} R_{010}$	2
0010	$R_{024} R_{023} R_{022} R_{021} R_{020}$	3
0011	$R_{034} R_{033} R_{032} R_{031} R_{030}$	4
0100	$R_{044} R_{043} R_{042} R_{041} R_{040}$	5
0101	$R_{054} R_{053} R_{052} R_{051} R_{050}$	6
0110	$R_{064} R_{063} R_{062} R_{061} R_{060}$	7
0111	$R_{074} R_{073} R_{072} R_{071} R_{070}$	8
1000	$R_{084} R_{083} R_{082} R_{081} R_{080}$	9
1001	$R_{094} R_{093} R_{092} R_{091} R_{090}$	10
1010	$R_{104} R_{103} R_{102} R_{101} R_{100}$	11
1011	$R_{114} R_{113} R_{112} R_{111} R_{110}$	12
1100	$R_{124} R_{123} R_{122} R_{121} R_{120}$	13
1101	$R_{134} R_{133} R_{132} R_{131} R_{130}$	14
1110	$R_{144} R_{143} R_{142} R_{141} R_{140}$	15
1111	$R_{154} R_{153} R_{152} R_{151} R_{150}$	16

1589

**Table 12 12-bit to 16-bit LUT Green Component Values**

<b>G input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>G output (6bit) 16 bit/pixel -mode 65,536 colors</b>	<b>write_LUT Parameter</b>
0000	$G_{005} G_{004} G_{003} G_{002} G_{001} G_{000}$	17
0001	$G_{015} G_{014} G_{013} G_{012} G_{011} G_{010}$	18
0010	$G_{025} G_{024} G_{023} G_{022} G_{021} G_{020}$	19
0011	$G_{035} G_{034} G_{033} G_{032} G_{031} G_{030}$	20
0100	$G_{045} G_{044} G_{043} G_{042} G_{041} G_{040}$	21
0101	$G_{055} G_{054} G_{053} G_{052} G_{051} G_{050}$	22
0110	$G_{065} G_{064} G_{063} G_{062} G_{061} G_{060}$	23
0111	$G_{075} G_{074} G_{073} G_{072} G_{071} G_{070}$	24
1000	$G_{085} G_{084} G_{083} G_{082} G_{081} G_{080}$	25
1001	$G_{095} G_{094} G_{093} G_{092} G_{091} G_{090}$	26
1010	$G_{105} G_{104} G_{103} G_{102} G_{101} G_{100}$	27
1011	$G_{115} G_{114} G_{113} G_{112} G_{111} G_{110}$	28
1100	$G_{125} G_{124} G_{123} G_{122} G_{121} G_{120}$	29
1101	$G_{135} G_{134} G_{133} G_{132} G_{131} G_{130}$	30
1110	$G_{145} G_{144} G_{143} G_{142} G_{141} G_{140}$	31
1111	$G_{155} G_{154} G_{153} G_{152} G_{151} G_{150}$	32

1590

**Table 13 12-bit to 16-bit LUT Blue Component Values**

<b>B input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>B output (5bit) 16 bit/pixel -mode 65,536 colors</b>	<b>write_LUT Parameter</b>
0000	$B_{004} B_{003} B_{002} B_{001} B_{000}$	33
0001	$B_{014} B_{013} B_{012} B_{011} B_{010}$	34
0010	$B_{024} B_{023} B_{022} B_{021} B_{020}$	35
0011	$B_{034} B_{033} B_{032} B_{031} B_{030}$	36
0100	$B_{044} B_{043} B_{042} B_{041} B_{040}$	37
0101	$B_{054} B_{053} B_{052} B_{051} B_{050}$	38
0110	$B_{064} B_{063} B_{062} B_{061} B_{060}$	39
0111	$B_{074} B_{073} B_{072} B_{071} B_{070}$	40
1000	$B_{084} B_{083} B_{082} B_{081} B_{080}$	41
1001	$B_{094} B_{093} B_{092} B_{091} B_{090}$	42
1010	$B_{104} B_{103} B_{102} B_{101} B_{100}$	43
1011	$B_{114} B_{113} B_{112} B_{111} B_{110}$	44
1100	$B_{124} B_{123} B_{122} B_{121} B_{120}$	45
1101	$B_{134} B_{133} B_{132} B_{131} B_{130}$	46
1110	$B_{144} B_{143} B_{142} B_{141} B_{140}$	47
1111	$B_{154} B_{153} B_{152} B_{151} B_{150}$	48

**B.2 Color Depth Conversion LUT – 12-bit and 16-bit Colors to 18-bit Color****Table 14 12-bit, 16-bit to 18-bit LUT Red Component Values**

<b>R input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>R input (5 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>R output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
0000	00000	R <sub>005</sub> R <sub>004</sub> R <sub>003</sub> R <sub>002</sub> R <sub>001</sub> R <sub>000</sub>	1
0001	00001	R <sub>015</sub> R <sub>014</sub> R <sub>013</sub> R <sub>012</sub> R <sub>011</sub> R <sub>010</sub>	2
0010	00010	R <sub>025</sub> R <sub>024</sub> R <sub>023</sub> R <sub>022</sub> R <sub>021</sub> R <sub>020</sub>	3
0011	00011	R <sub>035</sub> R <sub>034</sub> R <sub>033</sub> R <sub>032</sub> R <sub>031</sub> R <sub>030</sub>	4
0100	00100	R <sub>045</sub> R <sub>044</sub> R <sub>043</sub> R <sub>042</sub> R <sub>041</sub> R <sub>040</sub>	5
0101	00101	R <sub>055</sub> R <sub>054</sub> R <sub>053</sub> R <sub>052</sub> R <sub>051</sub> R <sub>050</sub>	6
0110	00110	R <sub>065</sub> R <sub>064</sub> R <sub>063</sub> R <sub>062</sub> R <sub>061</sub> R <sub>060</sub>	7
0111	00111	R <sub>075</sub> R <sub>074</sub> R <sub>073</sub> R <sub>072</sub> R <sub>071</sub> R <sub>070</sub>	8
1000	01000	R <sub>085</sub> R <sub>084</sub> R <sub>083</sub> R <sub>082</sub> R <sub>081</sub> R <sub>080</sub>	9
1001	01001	R <sub>095</sub> R <sub>094</sub> R <sub>093</sub> R <sub>092</sub> R <sub>091</sub> R <sub>090</sub>	10
1010	01010	R <sub>105</sub> R <sub>104</sub> R <sub>103</sub> R <sub>102</sub> R <sub>101</sub> R <sub>100</sub>	11
1011	01011	R <sub>115</sub> R <sub>114</sub> R <sub>113</sub> R <sub>112</sub> R <sub>111</sub> R <sub>110</sub>	12
1100	01100	R <sub>125</sub> R <sub>124</sub> R <sub>123</sub> R <sub>122</sub> R <sub>121</sub> R <sub>120</sub>	13
1101	01101	R <sub>135</sub> R <sub>134</sub> R <sub>133</sub> R <sub>132</sub> R <sub>131</sub> R <sub>130</sub>	14
1110	01110	R <sub>145</sub> R <sub>144</sub> R <sub>143</sub> R <sub>142</sub> R <sub>141</sub> R <sub>140</sub>	15
1111	01111	R <sub>155</sub> R <sub>154</sub> R <sub>153</sub> R <sub>152</sub> R <sub>151</sub> R <sub>150</sub>	16
No Input	10000	R <sub>165</sub> R <sub>164</sub> R <sub>163</sub> R <sub>162</sub> R <sub>161</sub> R <sub>160</sub>	17
No Input	10001	R <sub>175</sub> R <sub>174</sub> R <sub>173</sub> R <sub>172</sub> R <sub>171</sub> R <sub>170</sub>	18
No Input	10010	R <sub>185</sub> R <sub>184</sub> R <sub>183</sub> R <sub>182</sub> R <sub>181</sub> R <sub>180</sub>	19
No Input	10011	R <sub>195</sub> R <sub>194</sub> R <sub>193</sub> R <sub>192</sub> R <sub>191</sub> R <sub>190</sub>	20
No Input	10100	R <sub>205</sub> R <sub>204</sub> R <sub>203</sub> R <sub>202</sub> R <sub>201</sub> R <sub>200</sub>	21
No Input	10101	R <sub>215</sub> R <sub>214</sub> R <sub>213</sub> R <sub>212</sub> R <sub>211</sub> R <sub>210</sub>	22
No Input	10110	R <sub>225</sub> R <sub>224</sub> R <sub>223</sub> R <sub>222</sub> R <sub>221</sub> R <sub>220</sub>	23

<b>R input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>R input (5 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>R output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
No Input	10111	$R_{235} R_{234} R_{233} R_{232} R_{231} R_{230}$	24
No Input	11000	$R_{245} R_{244} R_{243} R_{242} R_{241} R_{240}$	25
No Input	11001	$R_{255} R_{254} R_{253} R_{252} R_{251} R_{250}$	26
No Input	11010	$R_{265} R_{264} R_{263} R_{262} R_{261} R_{260}$	27
No Input	11011	$R_{275} R_{274} R_{273} R_{272} R_{271} R_{270}$	28
No Input	11100	$R_{285} R_{284} R_{283} R_{282} R_{281} R_{280}$	29
No Input	11101	$R_{295} R_{294} R_{293} R_{292} R_{291} R_{290}$	30
No Input	11110	$R_{305} R_{304} R_{303} R_{302} R_{301} R_{300}$	31
No Input	11111	$R_{315} R_{314} R_{313} R_{312} R_{311} R_{310}$	32

1593

**Table 15 12-bit, 16-bit to 18-bit LUT Green Component Values**

<b>G input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>G input (6 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>G output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
0000	000000	$G_{005} G_{004} G_{003} G_{002} G_{001} G_{000}$	33
0001	000001	$G_{015} G_{014} G_{013} G_{012} G_{011} G_{010}$	34
0010	000010	$G_{025} G_{024} G_{023} G_{022} G_{021} G_{020}$	35
0011	000011	$G_{035} G_{034} G_{033} G_{032} G_{031} G_{030}$	36
0100	000100	$G_{045} G_{044} G_{043} G_{042} G_{041} G_{040}$	37
0101	000101	$G_{055} G_{054} G_{053} G_{052} G_{051} G_{050}$	38
0110	000110	$G_{065} G_{064} G_{063} G_{062} G_{061} G_{060}$	39
0111	000111	$G_{075} G_{074} G_{073} G_{072} G_{071} G_{070}$	40
1000	001000	$G_{085} G_{084} G_{083} G_{082} G_{081} G_{080}$	41
1001	001001	$G_{095} G_{094} G_{093} G_{092} G_{091} G_{090}$	42
1010	001010	$G_{105} G_{104} G_{103} G_{102} G_{101} G_{100}$	43
1011	001011	$G_{115} G_{114} G_{113} G_{112} G_{111} G_{110}$	44
1100	001100	$G_{125} G_{124} G_{123} G_{122} G_{121} G_{120}$	45
1101	001101	$G_{135} G_{134} G_{133} G_{132} G_{131} G_{130}$	46
1110	001110	$G_{145} G_{144} G_{143} G_{142} G_{141} G_{140}$	47
1111	001111	$G_{155} G_{154} G_{153} G_{152} G_{151} G_{150}$	48
No Input	010000	$G_{165} G_{164} G_{163} G_{162} G_{161} G_{160}$	49
No Input	010001	$G_{175} G_{174} G_{173} G_{172} G_{171} G_{170}$	50
No Input	010010	$G_{185} G_{184} G_{183} G_{182} G_{181} G_{180}$	51
No Input	010011	$G_{195} G_{194} G_{193} G_{192} G_{191} G_{190}$	52
No Input	010100	$G_{205} G_{204} G_{203} G_{202} G_{201} G_{200}$	53
No Input	010101	$G_{215} G_{214} G_{213} G_{212} G_{211} G_{210}$	54
No Input	010110	$G_{225} G_{224} G_{223} G_{222} G_{221} G_{220}$	55
No Input	010111	$G_{235} G_{234} G_{233} G_{232} G_{231} G_{230}$	56

<b>G input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>G input (6 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>G output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
No Input	011000	$G_{245} G_{244} G_{243} G_{242} G_{241} G_{240}$	57
No Input	011001	$G_{255} G_{254} G_{253} G_{252} G_{251} G_{250}$	58
No Input	011010	$G_{265} G_{264} G_{263} G_{262} G_{261} G_{260}$	59
No Input	011011	$G_{275} G_{274} G_{273} G_{272} G_{271} G_{270}$	60
No Input	011100	$G_{285} G_{284} G_{283} G_{282} G_{281} G_{280}$	61
No Input	011101	$G_{295} G_{294} G_{293} G_{292} G_{291} G_{290}$	62
No Input	011110	$G_{305} G_{304} G_{303} G_{302} G_{301} G_{300}$	63
No Input	011111	$G_{315} G_{314} G_{313} G_{312} G_{311} G_{310}$	64
No Input	100000	$G_{325} G_{324} G_{323} G_{322} G_{321} G_{320}$	65
No Input	100001	$G_{335} G_{334} G_{333} G_{332} G_{331} G_{330}$	66
No Input	100010	$G_{345} G_{344} G_{343} G_{342} G_{341} G_{340}$	67
No Input	100011	$G_{355} G_{354} G_{353} G_{352} G_{351} G_{350}$	68
No Input	100100	$G_{365} G_{364} G_{363} G_{362} G_{361} G_{360}$	69
No Input	100101	$G_{375} G_{374} G_{373} G_{372} G_{371} G_{370}$	70
No Input	100110	$G_{385} G_{384} G_{383} G_{382} G_{381} G_{380}$	71
No Input	100111	$G_{395} G_{394} G_{393} G_{392} G_{391} G_{390}$	72
No Input	101000	$G_{405} G_{404} G_{403} G_{402} G_{401} G_{400}$	73
No Input	101001	$G_{415} G_{414} G_{413} G_{412} G_{411} G_{410}$	74
No Input	101010	$G_{425} G_{424} G_{423} G_{422} G_{421} G_{420}$	75
No Input	101011	$G_{435} G_{434} G_{433} G_{432} G_{431} G_{430}$	76
No Input	101100	$G_{445} G_{444} G_{443} G_{442} G_{441} G_{440}$	77
No Input	101101	$G_{455} G_{454} G_{453} G_{452} G_{451} G_{450}$	78
No Input	101110	$G_{465} G_{464} G_{463} G_{462} G_{461} G_{460}$	79
No Input	101111	$G_{475} G_{474} G_{473} G_{472} G_{471} G_{470}$	80
No Input	110000	$G_{485} G_{484} G_{483} G_{482} G_{481} G_{480}$	81

<b>G input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>G input (6 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>G output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
No Input	110001	$G_{495} G_{494} G_{493} G_{492} G_{491} G_{490}$	82
No Input	110010	$G_{505} G_{504} G_{503} G_{502} G_{501} G_{500}$	83
No Input	110011	$G_{515} G_{514} G_{513} G_{512} G_{511} G_{510}$	84
No Input	110100	$G_{525} G_{524} G_{523} G_{522} G_{521} G_{520}$	85
No Input	110101	$G_{535} G_{534} G_{533} G_{532} G_{531} G_{530}$	86
No Input	110110	$G_{545} G_{544} G_{543} G_{542} G_{541} G_{540}$	87
No Input	110111	$G_{555} G_{554} G_{553} G_{552} G_{551} G_{550}$	88
No Input	111000	$G_{565} G_{564} G_{563} G_{562} G_{561} G_{560}$	89
No Input	111001	$G_{575} G_{574} G_{573} G_{572} G_{571} G_{570}$	90
No Input	111010	$G_{585} G_{584} G_{583} G_{582} G_{581} G_{580}$	91
No Input	111011	$G_{595} G_{594} G_{593} G_{592} G_{591} G_{590}$	92
No Input	111100	$G_{605} G_{604} G_{603} G_{602} G_{601} G_{600}$	93
No Input	111101	$G_{615} G_{614} G_{613} G_{612} G_{611} G_{610}$	94
No Input	111110	$G_{625} G_{624} G_{623} G_{622} G_{621} G_{620}$	95
No Input	111111	$G_{635} G_{634} G_{633} G_{632} G_{631} G_{630}$	96



1594

**Table 16 12-bit, 16-bit to 18-bit LUT Blue Component Values**

<b>B input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>B input (5 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>B output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
0000	00000	$B_{005} B_{004} B_{003} B_{002} B_{001} B_{000}$	97
0001	00001	$B_{015} B_{014} B_{013} B_{012} B_{011} B_{010}$	98
0010	00010	$B_{025} B_{024} B_{023} B_{022} B_{021} B_{020}$	99
0011	00011	$B_{035} B_{034} B_{033} B_{032} B_{031} B_{030}$	100
0100	00100	$B_{045} B_{044} B_{043} B_{042} B_{041} B_{040}$	101
0101	00101	$B_{055} B_{054} B_{053} B_{052} B_{051} B_{050}$	102
0110	00110	$B_{065} B_{064} B_{063} B_{062} B_{061} B_{060}$	103
0111	00111	$B_{075} B_{074} B_{073} B_{072} B_{071} B_{070}$	104
1000	01000	$B_{085} B_{084} B_{083} B_{082} B_{081} B_{080}$	105
1001	01001	$B_{095} B_{094} B_{093} B_{092} B_{091} B_{090}$	106
1010	01010	$B_{105} B_{104} B_{103} B_{102} B_{101} B_{100}$	107
1011	01011	$B_{115} B_{114} B_{113} B_{112} B_{111} B_{110}$	108
1100	01100	$B_{125} B_{124} B_{123} B_{122} B_{121} B_{120}$	109
1101	01101	$B_{135} B_{134} B_{133} B_{132} B_{131} B_{130}$	110
1110	01110	$B_{145} B_{144} B_{143} B_{142} B_{141} B_{140}$	111
1111	01111	$B_{155} B_{154} B_{153} B_{152} B_{151} B_{150}$	112
No Input	10000	$B_{165} B_{164} B_{163} B_{162} B_{161} B_{160}$	113
No Input	10001	$B_{175} B_{174} B_{173} B_{172} B_{171} B_{170}$	114
No Input	10010	$B_{185} B_{184} B_{183} B_{182} B_{181} B_{180}$	115
No Input	10011	$B_{195} B_{194} B_{193} B_{192} B_{191} B_{190}$	116
No Input	10100	$B_{205} B_{204} B_{203} B_{202} B_{201} B_{200}$	117
No Input	10101	$B_{215} B_{214} B_{213} B_{212} B_{211} B_{210}$	118
No Input	10110	$B_{225} B_{224} B_{223} B_{222} B_{221} B_{220}$	119
No Input	10111	$B_{235} B_{234} B_{233} B_{232} B_{231} B_{230}$	120

<b>B input (4bit) 12 bit/pixel -mode 4,096 colors</b>	<b>B input (5 bit) 16 bit/pixel -mode 65,536 colors</b>	<b>B output (6bit) 18 bit/pixel -mode 262,144 colors</b>	<b>write_LUT Parameter</b>
No Input	11000	$B_{245} B_{244} B_{243} B_{242} B_{241} B_{240}$	121
No Input	11001	$B_{255} B_{254} B_{253} B_{252} B_{251} B_{250}$	122
No Input	11010	$B_{265} B_{264} B_{263} B_{262} B_{261} B_{260}$	123
No Input	11011	$B_{275} B_{274} B_{273} B_{272} B_{271} B_{270}$	124
No Input	11100	$B_{285} B_{284} B_{283} B_{282} B_{281} B_{280}$	125
No Input	11101	$B_{295} B_{294} B_{293} B_{292} B_{291} B_{290}$	126
No Input	11110	$B_{305} B_{304} B_{303} B_{302} B_{301} B_{300}$	127
No Input	11111	$B_{315} B_{314} B_{313} B_{312} B_{311} B_{310}$	128

**B.3 Color Depth Conversion LUT – 12-bit, 16-bit and 18-bit Colors to 24-bit Color****Table 17 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Red Component Values**

R input (4bit) 12 bit/pixel - mode 4,096 colors	R input (5 bit) 16 bit/pixel - mode 65,536 colors	R input (6 bit) 18 bit/pixel - mode 262,144 colors	R output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
0000	00000	000000	R <sub>007</sub> R <sub>006</sub> R <sub>005</sub> R <sub>004</sub> R <sub>003</sub> R <sub>002</sub> R <sub>001</sub> R <sub>000</sub>	1
0001	00001	000001	R <sub>017</sub> R <sub>016</sub> R <sub>015</sub> R <sub>014</sub> R <sub>013</sub> R <sub>012</sub> R <sub>011</sub> R <sub>010</sub>	2
0010	00010	000010	R <sub>027</sub> R <sub>026</sub> R <sub>025</sub> R <sub>024</sub> R <sub>023</sub> R <sub>022</sub> R <sub>021</sub> R <sub>020</sub>	3
0011	00011	000011	R <sub>037</sub> R <sub>036</sub> R <sub>035</sub> R <sub>034</sub> R <sub>033</sub> R <sub>032</sub> R <sub>031</sub> R <sub>030</sub>	4
0100	00100	000100	R <sub>047</sub> R <sub>046</sub> R <sub>045</sub> R <sub>044</sub> R <sub>043</sub> R <sub>042</sub> R <sub>041</sub> R <sub>040</sub>	5
0101	00101	000101	R <sub>057</sub> R <sub>056</sub> R <sub>055</sub> R <sub>054</sub> R <sub>053</sub> R <sub>052</sub> R <sub>051</sub> R <sub>050</sub>	6
0110	00110	000110	R <sub>067</sub> R <sub>066</sub> R <sub>065</sub> R <sub>064</sub> R <sub>063</sub> R <sub>062</sub> R <sub>061</sub> R <sub>060</sub>	7
0111	00111	000111	R <sub>077</sub> R <sub>076</sub> R <sub>075</sub> R <sub>074</sub> R <sub>073</sub> R <sub>072</sub> R <sub>071</sub> R <sub>070</sub>	8
1000	01000	001000	R <sub>087</sub> R <sub>086</sub> R <sub>085</sub> R <sub>084</sub> R <sub>083</sub> R <sub>082</sub> R <sub>081</sub> R <sub>080</sub>	9
1001	01001	001001	R <sub>097</sub> R <sub>096</sub> R <sub>095</sub> R <sub>094</sub> R <sub>093</sub> R <sub>092</sub> R <sub>091</sub> R <sub>090</sub>	10
1010	01010	001010	R <sub>107</sub> R <sub>106</sub> R <sub>105</sub> R <sub>104</sub> R <sub>103</sub> R <sub>102</sub> R <sub>101</sub> R <sub>100</sub>	11
1011	01011	001011	R <sub>117</sub> R <sub>116</sub> R <sub>115</sub> R <sub>114</sub> R <sub>113</sub> R <sub>112</sub> R <sub>111</sub> R <sub>110</sub>	12
1100	01100	001100	R <sub>127</sub> R <sub>126</sub> R <sub>125</sub> R <sub>124</sub> R <sub>123</sub> R <sub>122</sub> R <sub>121</sub> R <sub>120</sub>	13
1101	01101	001101	R <sub>137</sub> R <sub>136</sub> R <sub>135</sub> R <sub>134</sub> R <sub>133</sub> R <sub>132</sub> R <sub>131</sub> R <sub>130</sub>	14
1110	01110	001110	R <sub>147</sub> R <sub>146</sub> R <sub>145</sub> R <sub>144</sub> R <sub>143</sub> R <sub>142</sub> R <sub>141</sub> R <sub>140</sub>	15
1111	01111	001111	R <sub>157</sub> R <sub>156</sub> R <sub>155</sub> R <sub>154</sub> R <sub>153</sub> R <sub>152</sub> R <sub>151</sub> R <sub>150</sub>	16
No Input	10000	010000	R <sub>167</sub> R <sub>166</sub> R <sub>165</sub> R <sub>164</sub> R <sub>163</sub> R <sub>162</sub> R <sub>161</sub> R <sub>160</sub>	17
No Input	10001	010001	R <sub>177</sub> R <sub>176</sub> R <sub>175</sub> R <sub>174</sub> R <sub>173</sub> R <sub>172</sub> R <sub>171</sub> R <sub>170</sub>	18
No Input	10010	010010	R <sub>187</sub> R <sub>186</sub> R <sub>185</sub> R <sub>184</sub> R <sub>183</sub> R <sub>182</sub> R <sub>181</sub> R <sub>180</sub>	19
No Input	10011	010011	R <sub>197</sub> R <sub>196</sub> R <sub>195</sub> R <sub>194</sub> R <sub>193</sub> R <sub>192</sub> R <sub>191</sub> R <sub>190</sub>	20
No Input	10100	010100	R <sub>207</sub> R <sub>206</sub> R <sub>205</sub> R <sub>204</sub> R <sub>203</sub> R <sub>202</sub> R <sub>201</sub> R <sub>200</sub>	21
No Input	10101	010101	R <sub>217</sub> R <sub>216</sub> R <sub>215</sub> R <sub>214</sub> R <sub>213</sub> R <sub>212</sub> R <sub>211</sub> R <sub>210</sub>	22
No Input	10110	010110	R <sub>227</sub> R <sub>226</sub> R <sub>225</sub> R <sub>224</sub> R <sub>223</sub> R <sub>222</sub> R <sub>221</sub> R <sub>220</sub>	23

<b>R input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>R input (5 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>R input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>R output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
No Input	10111	010111	$R_{237} R_{236} R_{235} R_{234} R_{233} R_{232} R_{231} R_{230}$	24
No Input	11000	011000	$R_{247} R_{246} R_{245} R_{244} R_{243} R_{242} R_{241} R_{240}$	25
No Input	11001	011001	$R_{257} R_{256} R_{255} R_{254} R_{253} R_{252} R_{251} R_{250}$	26
No Input	11010	011010	$R_{267} R_{266} R_{265} R_{264} R_{263} R_{262} R_{261} R_{260}$	27
No Input	11011	011011	$R_{277} R_{276} R_{275} R_{274} R_{273} R_{272} R_{271} R_{270}$	28
No Input	11100	011100	$R_{287} R_{286} R_{285} R_{284} R_{283} R_{282} R_{281} R_{280}$	29
No Input	11101	011101	$R_{297} R_{296} R_{295} R_{294} R_{293} R_{292} R_{291} R_{290}$	30
No Input	11110	011110	$R_{307} R_{306} R_{305} R_{304} R_{303} R_{302} R_{301} R_{300}$	31
No Input	11111	011111	$R_{317} R_{316} R_{315} R_{314} R_{313} R_{312} R_{311} R_{310}$	32
No Input	No Input	100000	$R_{327} R_{326} R_{325} R_{324} R_{323} R_{322} R_{321} R_{320}$	33
No Input	No Input	100001	$R_{337} R_{336} R_{335} R_{334} R_{333} R_{332} R_{331} R_{330}$	34
No Input	No Input	100010	$R_{347} R_{346} R_{345} R_{344} R_{343} R_{342} R_{341} R_{340}$	35
No Input	No Input	100011	$R_{357} R_{356} R_{355} R_{354} R_{353} R_{352} R_{351} R_{350}$	36
No Input	No Input	100100	$R_{367} R_{366} R_{365} R_{364} R_{363} R_{362} R_{361} R_{360}$	37
No Input	No Input	100101	$R_{377} R_{376} R_{375} R_{374} R_{373} R_{372} R_{371} R_{370}$	38
No Input	No Input	100110	$R_{387} R_{386} R_{385} R_{384} R_{383} R_{382} R_{381} R_{380}$	39
No Input	No Input	100111	$R_{397} R_{396} R_{395} R_{394} R_{393} R_{392} R_{391} R_{390}$	40
No Input	No Input	101000	$R_{407} R_{406} R_{405} R_{404} R_{403} R_{402} R_{401} R_{400}$	41
No Input	No Input	101001	$R_{417} R_{416} R_{415} R_{414} R_{413} R_{412} R_{411} R_{410}$	42
No Input	No Input	101010	$R_{427} R_{426} R_{425} R_{424} R_{423} R_{422} R_{421} R_{420}$	43
No Input	No Input	101011	$R_{437} R_{436} R_{435} R_{434} R_{433} R_{432} R_{431} R_{430}$	44
No Input	No Input	101100	$R_{447} R_{446} R_{445} R_{444} R_{443} R_{442} R_{441} R_{440}$	45
No Input	No Input	101101	$R_{457} R_{456} R_{455} R_{454} R_{453} R_{452} R_{451} R_{450}$	46
No Input	No Input	101110	$R_{467} R_{466} R_{465} R_{464} R_{463} R_{462} R_{461} R_{460}$	47
No Input	No Input	101111	$R_{477} R_{476} R_{475} R_{474} R_{473} R_{472} R_{471} R_{470}$	48

<b>R input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>R input (5 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>R input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>R output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
No Input	No Input	110000	$R_{487} R_{486} R_{485} R_{484} R_{483} R_{482} R_{481} R_{480}$	49
No Input	No Input	110001	$R_{497} R_{496} R_{495} R_{494} R_{493} R_{492} R_{491} R_{490}$	50
No Input	No Input	110010	$R_{507} R_{506} R_{505} R_{504} R_{503} R_{502} R_{501} R_{500}$	51
No Input	No Input	110011	$R_{517} R_{516} R_{515} R_{514} R_{513} R_{512} R_{511} R_{510}$	52
No Input	No Input	110100	$R_{527} R_{526} R_{525} R_{524} R_{523} R_{522} R_{521} R_{520}$	53
No Input	No Input	110101	$R_{537} R_{536} R_{535} R_{534} R_{533} R_{532} R_{531} R_{530}$	54
No Input	No Input	110110	$R_{547} R_{546} R_{545} R_{544} R_{543} R_{542} R_{541} R_{540}$	55
No Input	No Input	110111	$R_{557} R_{556} R_{555} R_{554} R_{553} R_{552} R_{551} R_{550}$	56
No Input	No Input	111000	$R_{567} R_{566} R_{565} R_{564} R_{563} R_{562} R_{561} R_{560}$	57
No Input	No Input	111001	$R_{577} R_{576} R_{575} R_{574} R_{573} R_{572} R_{571} R_{570}$	58
No Input	No Input	111010	$R_{587} R_{586} R_{585} R_{584} R_{583} R_{582} R_{581} R_{580}$	59
No Input	No Input	111011	$R_{597} R_{596} R_{595} R_{594} R_{593} R_{592} R_{591} R_{590}$	60
No Input	No Input	111100	$R_{607} R_{606} R_{605} R_{604} R_{603} R_{602} R_{601} R_{600}$	61
No Input	No Input	111101	$R_{617} R_{616} R_{615} R_{614} R_{613} R_{612} R_{611} R_{610}$	62
No Input	No Input	111110	$R_{627} R_{626} R_{625} R_{624} R_{623} R_{622} R_{621} R_{620}$	63
No Input	No Input	111111	$R_{637} R_{636} R_{635} R_{634} R_{633} R_{632} R_{631} R_{630}$	64

1597

**Table 18 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Green Component Values**

<b>G input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>G input (6 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>G input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>G output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
0000	000000	000000	$G_{007} G_{006} G_{005} G_{004} G_{003} G_{002} G_{001} G_{000}$	65
0001	000001	000001	$G_{017} G_{016} G_{015} G_{014} G_{013} G_{012} G_{011} G_{010}$	66
0010	000010	000010	$G_{027} G_{026} G_{025} G_{024} G_{023} G_{022} G_{021} G_{020}$	67
0011	000011	000011	$G_{037} G_{036} G_{035} G_{034} G_{033} G_{032} G_{031} G_{030}$	68
0100	000100	000100	$G_{047} G_{046} G_{045} G_{044} G_{043} G_{042} G_{041} G_{040}$	69
0101	000101	000101	$G_{057} G_{056} G_{055} G_{054} G_{053} G_{052} G_{051} G_{050}$	70
0110	000110	000110	$G_{067} G_{066} G_{065} G_{064} G_{063} G_{062} G_{061} G_{060}$	71
0111	000111	000111	$G_{077} G_{076} G_{075} G_{074} G_{073} G_{072} G_{071} G_{070}$	72
1000	001000	001000	$G_{087} G_{086} G_{085} G_{084} G_{083} G_{082} G_{081} G_{080}$	73
1001	001001	001001	$G_{097} G_{096} G_{095} G_{094} G_{093} G_{092} G_{091} G_{090}$	74
1010	001010	001010	$G_{107} G_{106} G_{105} G_{104} G_{103} G_{102} G_{101} G_{100}$	75
1011	001011	001011	$G_{117} G_{116} G_{115} G_{114} G_{113} G_{112} G_{111} G_{110}$	76
1100	001100	001100	$G_{127} G_{126} G_{125} G_{124} G_{123} G_{122} G_{121} G_{120}$	77
1101	001101	001101	$G_{137} G_{136} G_{135} G_{134} G_{133} G_{132} G_{131} G_{130}$	78
1110	001110	001110	$G_{147} G_{146} G_{145} G_{144} G_{143} G_{142} G_{141} G_{140}$	79
1111	001111	001111	$G_{157} G_{156} G_{155} G_{154} G_{153} G_{152} G_{151} G_{150}$	80
No Input	010000	010000	$G_{167} G_{166} G_{165} G_{164} G_{163} G_{162} G_{161} G_{160}$	81
No Input	010001	010001	$G_{177} G_{176} G_{175} G_{174} G_{173} G_{172} G_{171} G_{170}$	82
No Input	010010	010010	$G_{187} G_{186} G_{185} G_{184} G_{183} G_{182} G_{181} G_{180}$	83
No Input	010011	010011	$G_{197} G_{196} G_{195} G_{194} G_{193} G_{192} G_{191} G_{190}$	84
No Input	010100	010100	$G_{207} G_{206} G_{205} G_{204} G_{203} G_{202} G_{201} G_{200}$	85
No Input	010101	010101	$G_{217} G_{216} G_{215} G_{214} G_{213} G_{212} G_{211} G_{210}$	86
No Input	010110	010110	$G_{227} G_{226} G_{225} G_{224} G_{223} G_{222} G_{221} G_{220}$	87
No Input	010111	010111	$G_{237} G_{236} G_{235} G_{234} G_{233} G_{232} G_{231} G_{230}$	88

<b>G input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>G input (6 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>G input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>G output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
No Input	011000	011000	G <sub>247</sub> G <sub>246</sub> G <sub>245</sub> G <sub>244</sub> G <sub>243</sub> G <sub>242</sub> G <sub>241</sub> G <sub>240</sub>	89
No Input	011001	011001	G <sub>257</sub> G <sub>256</sub> G <sub>255</sub> G <sub>254</sub> G <sub>253</sub> G <sub>252</sub> G <sub>251</sub> G <sub>250</sub>	90
No Input	011010	011010	G <sub>267</sub> G <sub>266</sub> G <sub>265</sub> G <sub>264</sub> G <sub>263</sub> G <sub>262</sub> G <sub>261</sub> G <sub>260</sub>	91
No Input	011011	011011	G <sub>277</sub> G <sub>276</sub> G <sub>275</sub> G <sub>274</sub> G <sub>273</sub> G <sub>272</sub> G <sub>271</sub> G <sub>270</sub>	92
No Input	011100	011100	G <sub>287</sub> G <sub>286</sub> G <sub>285</sub> G <sub>284</sub> G <sub>283</sub> G <sub>282</sub> G <sub>281</sub> G <sub>280</sub>	93
No Input	011101	011101	G <sub>297</sub> G <sub>296</sub> G <sub>295</sub> G <sub>294</sub> G <sub>293</sub> G <sub>292</sub> G <sub>291</sub> G <sub>290</sub>	94
No Input	011110	011110	G <sub>307</sub> G <sub>306</sub> G <sub>305</sub> G <sub>304</sub> G <sub>303</sub> G <sub>302</sub> G <sub>301</sub> G <sub>300</sub>	95
No Input	011111	011111	G <sub>317</sub> G <sub>316</sub> G <sub>315</sub> G <sub>314</sub> G <sub>313</sub> G <sub>312</sub> G <sub>311</sub> G <sub>310</sub>	96
No Input	100000	100000	G <sub>327</sub> G <sub>326</sub> G <sub>325</sub> G <sub>324</sub> G <sub>323</sub> G <sub>322</sub> G <sub>321</sub> G <sub>320</sub>	97
No Input	100001	100001	G <sub>337</sub> G <sub>336</sub> G <sub>335</sub> G <sub>334</sub> G <sub>333</sub> G <sub>332</sub> G <sub>331</sub> G <sub>330</sub>	98
No Input	100010	100010	G <sub>347</sub> G <sub>346</sub> G <sub>345</sub> G <sub>344</sub> G <sub>343</sub> G <sub>342</sub> G <sub>341</sub> G <sub>340</sub>	99
No Input	100011	100011	G <sub>357</sub> G <sub>356</sub> G <sub>355</sub> G <sub>354</sub> G <sub>353</sub> G <sub>352</sub> G <sub>351</sub> G <sub>350</sub>	100
No Input	100100	100100	G <sub>367</sub> G <sub>366</sub> G <sub>365</sub> G <sub>364</sub> G <sub>363</sub> G <sub>362</sub> G <sub>361</sub> G <sub>360</sub>	101
No Input	100101	100101	G <sub>377</sub> G <sub>376</sub> G <sub>375</sub> G <sub>374</sub> G <sub>373</sub> G <sub>372</sub> G <sub>371</sub> G <sub>370</sub>	102
No Input	100110	100110	G <sub>387</sub> G <sub>386</sub> G <sub>385</sub> G <sub>384</sub> G <sub>383</sub> G <sub>382</sub> G <sub>381</sub> G <sub>380</sub>	103
No Input	100111	100111	G <sub>397</sub> G <sub>396</sub> G <sub>395</sub> G <sub>394</sub> G <sub>393</sub> G <sub>392</sub> G <sub>391</sub> G <sub>390</sub>	104
No Input	101000	101000	G <sub>407</sub> G <sub>406</sub> G <sub>405</sub> G <sub>404</sub> G <sub>403</sub> G <sub>402</sub> G <sub>401</sub> G <sub>400</sub>	105
No Input	101001	101001	G <sub>417</sub> G <sub>416</sub> G <sub>415</sub> G <sub>414</sub> G <sub>413</sub> G <sub>412</sub> G <sub>411</sub> G <sub>410</sub>	106
No Input	101010	101010	G <sub>427</sub> G <sub>426</sub> G <sub>425</sub> G <sub>424</sub> G <sub>423</sub> G <sub>422</sub> G <sub>421</sub> G <sub>420</sub>	107
No Input	101011	101011	G <sub>437</sub> G <sub>436</sub> G <sub>435</sub> G <sub>434</sub> G <sub>433</sub> G <sub>432</sub> G <sub>431</sub> G <sub>430</sub>	108
No Input	101100	101100	G <sub>447</sub> G <sub>446</sub> G <sub>445</sub> G <sub>444</sub> G <sub>443</sub> G <sub>442</sub> G <sub>441</sub> G <sub>440</sub>	109
No Input	101101	101101	G <sub>457</sub> G <sub>456</sub> G <sub>455</sub> G <sub>454</sub> G <sub>453</sub> G <sub>452</sub> G <sub>451</sub> G <sub>450</sub>	110
No Input	101110	101110	G <sub>467</sub> G <sub>466</sub> G <sub>465</sub> G <sub>464</sub> G <sub>463</sub> G <sub>462</sub> G <sub>461</sub> G <sub>460</sub>	111
No Input	101111	101111	G <sub>477</sub> G <sub>476</sub> G <sub>475</sub> G <sub>474</sub> G <sub>473</sub> G <sub>472</sub> G <sub>471</sub> G <sub>470</sub>	112
No Input	110000	110000	G <sub>487</sub> G <sub>486</sub> G <sub>485</sub> G <sub>484</sub> G <sub>483</sub> G <sub>482</sub> G <sub>481</sub> G <sub>480</sub>	113

<b>G input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>G input (6 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>G input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>G output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
No Input	110001	110001	$G_{497} G_{496} G_{495} G_{494} G_{493} G_{492} G_{491} G_{490}$	114
No Input	110010	110010	$G_{507} G_{506} G_{505} G_{504} G_{503} G_{502} G_{501} G_{500}$	115
No Input	110011	110011	$G_{517} G_{516} G_{515} G_{514} G_{513} G_{512} G_{511} G_{510}$	116
No Input	110100	110100	$G_{527} G_{526} G_{525} G_{524} G_{523} G_{522} G_{521} G_{520}$	117
No Input	110101	110101	$G_{537} G_{536} G_{535} G_{534} G_{533} G_{532} G_{531} G_{530}$	118
No Input	110110	110110	$G_{547} G_{546} G_{545} G_{544} G_{543} G_{542} G_{541} G_{540}$	119
No Input	110111	110111	$G_{557} G_{556} G_{555} G_{554} G_{553} G_{552} G_{551} G_{550}$	120
No Input	111000	111000	$G_{567} G_{566} G_{565} G_{564} G_{563} G_{562} G_{561} G_{560}$	121
No Input	111001	111001	$G_{577} G_{576} G_{575} G_{574} G_{573} G_{572} G_{571} G_{570}$	122
No Input	111010	111010	$G_{587} G_{586} G_{585} G_{584} G_{583} G_{582} G_{581} G_{580}$	123
No Input	111011	111011	$G_{597} G_{596} G_{595} G_{594} G_{593} G_{592} G_{591} G_{590}$	124
No Input	111100	111100	$G_{607} G_{606} G_{605} G_{604} G_{603} G_{602} G_{601} G_{600}$	125
No Input	111101	111101	$G_{617} G_{616} G_{615} G_{614} G_{613} G_{612} G_{611} G_{610}$	126
No Input	111110	111110	$G_{627} G_{626} G_{625} G_{624} G_{623} G_{622} G_{621} G_{620}$	127
No Input	111111	111111	$G_{637} G_{636} G_{635} G_{634} G_{633} G_{632} G_{631} G_{630}$	128



1598

**Table 19 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Blue Component Values**

<b>B input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>B input (5 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>B input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>B output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
0000	00000	000000	B <sub>007</sub> B <sub>006</sub> B <sub>005</sub> B <sub>004</sub> B <sub>003</sub> B <sub>002</sub> B <sub>001</sub> B <sub>000</sub>	129
0001	00001	000001	B <sub>017</sub> B <sub>016</sub> B <sub>015</sub> B <sub>014</sub> B <sub>013</sub> B <sub>012</sub> B <sub>011</sub> B <sub>010</sub>	130
0010	00010	000010	B <sub>027</sub> B <sub>026</sub> B <sub>025</sub> B <sub>024</sub> B <sub>023</sub> B <sub>022</sub> B <sub>021</sub> B <sub>020</sub>	131
0011	00011	000011	B <sub>037</sub> B <sub>036</sub> B <sub>035</sub> B <sub>034</sub> B <sub>033</sub> B <sub>032</sub> B <sub>031</sub> B <sub>030</sub>	132
0100	00100	000100	B <sub>047</sub> B <sub>046</sub> B <sub>045</sub> B <sub>044</sub> B <sub>043</sub> B <sub>042</sub> B <sub>041</sub> B <sub>040</sub>	133
0101	00101	000101	B <sub>057</sub> B <sub>056</sub> B <sub>055</sub> B <sub>054</sub> B <sub>053</sub> B <sub>052</sub> B <sub>051</sub> B <sub>050</sub>	134
0110	00110	000110	B <sub>067</sub> B <sub>066</sub> B <sub>065</sub> B <sub>064</sub> B <sub>063</sub> B <sub>062</sub> B <sub>061</sub> B <sub>060</sub>	135
0111	00111	000111	B <sub>077</sub> B <sub>076</sub> B <sub>075</sub> B <sub>074</sub> B <sub>073</sub> B <sub>072</sub> B <sub>071</sub> B <sub>070</sub>	136
1000	01000	001000	B <sub>087</sub> B <sub>086</sub> B <sub>085</sub> B <sub>084</sub> B <sub>083</sub> B <sub>082</sub> B <sub>081</sub> B <sub>080</sub>	137
1001	01001	001001	B <sub>097</sub> B <sub>096</sub> B <sub>095</sub> B <sub>094</sub> B <sub>093</sub> B <sub>092</sub> B <sub>091</sub> B <sub>090</sub>	138
1010	01010	001010	B <sub>107</sub> B <sub>106</sub> B <sub>105</sub> B <sub>104</sub> B <sub>103</sub> B <sub>102</sub> B <sub>101</sub> B <sub>100</sub>	139
1011	01011	001011	B <sub>117</sub> B <sub>116</sub> B <sub>115</sub> B <sub>114</sub> B <sub>113</sub> B <sub>112</sub> B <sub>111</sub> B <sub>110</sub>	140
1100	01100	001100	B <sub>127</sub> B <sub>126</sub> B <sub>125</sub> B <sub>124</sub> B <sub>123</sub> B <sub>122</sub> B <sub>121</sub> B <sub>120</sub>	141
1101	01101	001101	B <sub>137</sub> B <sub>136</sub> B <sub>135</sub> B <sub>134</sub> B <sub>133</sub> B <sub>132</sub> B <sub>131</sub> B <sub>130</sub>	142
1110	01110	001110	B <sub>147</sub> B <sub>146</sub> B <sub>145</sub> B <sub>144</sub> B <sub>143</sub> B <sub>142</sub> B <sub>141</sub> B <sub>140</sub>	143
1111	01111	001111	B <sub>157</sub> B <sub>156</sub> B <sub>155</sub> B <sub>154</sub> B <sub>153</sub> B <sub>152</sub> B <sub>151</sub> B <sub>150</sub>	144
No Input	10000	010000	B <sub>167</sub> B <sub>166</sub> B <sub>165</sub> B <sub>164</sub> B <sub>163</sub> B <sub>162</sub> B <sub>161</sub> B <sub>160</sub>	145
No Input	10001	010001	B <sub>177</sub> B <sub>176</sub> B <sub>175</sub> B <sub>174</sub> B <sub>173</sub> B <sub>172</sub> B <sub>171</sub> B <sub>170</sub>	146
No Input	10010	010010	B <sub>187</sub> B <sub>186</sub> B <sub>185</sub> B <sub>184</sub> B <sub>183</sub> B <sub>182</sub> B <sub>181</sub> B <sub>180</sub>	147
No Input	10011	010011	B <sub>197</sub> B <sub>196</sub> B <sub>195</sub> B <sub>194</sub> B <sub>193</sub> B <sub>192</sub> B <sub>191</sub> B <sub>190</sub>	148
No Input	10100	010100	B <sub>207</sub> B <sub>206</sub> B <sub>205</sub> B <sub>204</sub> B <sub>203</sub> B <sub>202</sub> B <sub>201</sub> B <sub>200</sub>	149
No Input	10101	010101	B <sub>217</sub> B <sub>216</sub> B <sub>215</sub> B <sub>214</sub> B <sub>213</sub> B <sub>212</sub> B <sub>211</sub> B <sub>210</sub>	150
No Input	10110	010110	B <sub>227</sub> B <sub>226</sub> B <sub>225</sub> B <sub>224</sub> B <sub>223</sub> B <sub>222</sub> B <sub>221</sub> B <sub>220</sub>	151
No Input	10111	010111	B <sub>237</sub> B <sub>236</sub> B <sub>235</sub> B <sub>234</sub> B <sub>233</sub> B <sub>232</sub> B <sub>231</sub> B <sub>230</sub>	152

<b>B input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>B input (5 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>B input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>B output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
No Input	11000	011000	B <sub>247</sub> B <sub>246</sub> B <sub>245</sub> B <sub>244</sub> B <sub>243</sub> B <sub>242</sub> B <sub>241</sub> B <sub>240</sub>	153
No Input	11001	011001	B <sub>257</sub> B <sub>256</sub> B <sub>255</sub> B <sub>254</sub> B <sub>253</sub> B <sub>252</sub> B <sub>251</sub> B <sub>250</sub>	154
No Input	11010	011010	B <sub>267</sub> B <sub>266</sub> B <sub>265</sub> B <sub>264</sub> B <sub>263</sub> B <sub>262</sub> B <sub>261</sub> B <sub>260</sub>	155
No Input	11011	011011	B <sub>277</sub> B <sub>276</sub> B <sub>275</sub> B <sub>274</sub> B <sub>273</sub> B <sub>272</sub> B <sub>271</sub> B <sub>270</sub>	156
No Input	11100	011100	B <sub>287</sub> B <sub>286</sub> B <sub>285</sub> B <sub>284</sub> B <sub>283</sub> B <sub>282</sub> B <sub>281</sub> B <sub>280</sub>	157
No Input	11101	011101	B <sub>297</sub> B <sub>296</sub> B <sub>295</sub> B <sub>294</sub> B <sub>293</sub> B <sub>292</sub> B <sub>291</sub> B <sub>290</sub>	158
No Input	11110	011110	B <sub>307</sub> B <sub>306</sub> B <sub>305</sub> B <sub>304</sub> B <sub>303</sub> B <sub>302</sub> B <sub>301</sub> B <sub>300</sub>	159
No Input	11111	011111	B <sub>317</sub> B <sub>316</sub> B <sub>315</sub> B <sub>314</sub> B <sub>313</sub> B <sub>312</sub> B <sub>311</sub> B <sub>310</sub>	160
No Input	No Input	100000	B <sub>327</sub> B <sub>326</sub> B <sub>325</sub> B <sub>324</sub> B <sub>323</sub> B <sub>322</sub> B <sub>321</sub> B <sub>320</sub>	161
No Input	No Input	100001	B <sub>337</sub> B <sub>336</sub> B <sub>335</sub> B <sub>334</sub> B <sub>333</sub> B <sub>332</sub> B <sub>331</sub> B <sub>330</sub>	162
No Input	No Input	100010	B <sub>347</sub> B <sub>346</sub> B <sub>345</sub> B <sub>344</sub> B <sub>343</sub> B <sub>342</sub> B <sub>341</sub> B <sub>340</sub>	163
No Input	No Input	100011	B <sub>357</sub> B <sub>356</sub> B <sub>355</sub> B <sub>354</sub> B <sub>353</sub> B <sub>352</sub> B <sub>351</sub> B <sub>350</sub>	164
No Input	No Input	100100	B <sub>367</sub> B <sub>366</sub> B <sub>365</sub> B <sub>364</sub> B <sub>363</sub> B <sub>362</sub> B <sub>361</sub> B <sub>360</sub>	165
No Input	No Input	100101	B <sub>377</sub> B <sub>376</sub> B <sub>375</sub> B <sub>374</sub> B <sub>373</sub> B <sub>372</sub> B <sub>371</sub> B <sub>370</sub>	166
No Input	No Input	100110	B <sub>387</sub> B <sub>386</sub> B <sub>385</sub> B <sub>384</sub> B <sub>383</sub> B <sub>382</sub> B <sub>381</sub> B <sub>380</sub>	167
No Input	No Input	100111	B <sub>397</sub> B <sub>396</sub> B <sub>395</sub> B <sub>394</sub> B <sub>393</sub> B <sub>392</sub> B <sub>391</sub> B <sub>390</sub>	168
No Input	No Input	101000	B <sub>407</sub> B <sub>406</sub> B <sub>405</sub> B <sub>404</sub> B <sub>403</sub> B <sub>402</sub> B <sub>401</sub> B <sub>400</sub>	169
No Input	No Input	101001	B <sub>417</sub> B <sub>416</sub> B <sub>415</sub> B <sub>414</sub> B <sub>413</sub> B <sub>412</sub> B <sub>411</sub> B <sub>410</sub>	170
No Input	No Input	101010	B <sub>427</sub> B <sub>426</sub> B <sub>425</sub> B <sub>424</sub> B <sub>423</sub> B <sub>422</sub> B <sub>421</sub> B <sub>420</sub>	171
No Input	No Input	101011	B <sub>437</sub> B <sub>436</sub> B <sub>435</sub> B <sub>434</sub> B <sub>433</sub> B <sub>432</sub> B <sub>431</sub> B <sub>430</sub>	172
No Input	No Input	101100	B <sub>447</sub> B <sub>446</sub> B <sub>445</sub> B <sub>444</sub> B <sub>443</sub> B <sub>442</sub> B <sub>441</sub> B <sub>440</sub>	173
No Input	No Input	101101	B <sub>457</sub> B <sub>456</sub> B <sub>455</sub> B <sub>454</sub> B <sub>453</sub> B <sub>452</sub> B <sub>451</sub> B <sub>450</sub>	174
No Input	No Input	101110	B <sub>467</sub> B <sub>466</sub> B <sub>465</sub> B <sub>464</sub> B <sub>463</sub> B <sub>462</sub> B <sub>461</sub> B <sub>460</sub>	175
No Input	No Input	101111	B <sub>477</sub> B <sub>476</sub> B <sub>475</sub> B <sub>474</sub> B <sub>473</sub> B <sub>472</sub> B <sub>471</sub> B <sub>470</sub>	176
No Input	No Input	110000	B <sub>487</sub> B <sub>486</sub> B <sub>485</sub> B <sub>484</sub> B <sub>483</sub> B <sub>482</sub> B <sub>481</sub> B <sub>480</sub>	177

<b>B input (4bit) 12 bit/pixel - mode 4,096 colors</b>	<b>B input (5 bit) 16 bit/pixel - mode 65,536 colors</b>	<b>B input (6 bit) 18 bit/pixel - mode 262,144 colors</b>	<b>B output (8bit) 24 bit/pixel -mode 16,777,216 colors</b>	<b>write_LUT Parameter</b>
No Input	No Input	110001	$B_{497} B_{496} B_{495} B_{494} B_{493} B_{492} B_{491} B_{490}$	178
No Input	No Input	110010	$B_{507} B_{506} B_{505} B_{504} B_{503} B_{502} B_{501} B_{500}$	179
No Input	No Input	110011	$B_{517} B_{516} B_{515} B_{514} B_{513} B_{512} B_{511} B_{510}$	180
No Input	No Input	110100	$B_{527} B_{526} B_{525} B_{524} B_{523} B_{522} B_{521} B_{520}$	181
No Input	No Input	110101	$B_{537} B_{536} B_{535} B_{534} B_{533} B_{532} B_{531} B_{530}$	182
No Input	No Input	110110	$B_{547} B_{546} B_{545} B_{544} B_{543} B_{542} B_{541} B_{540}$	183
No Input	No Input	110111	$B_{557} B_{556} B_{555} B_{554} B_{553} B_{552} B_{551} B_{550}$	184
No Input	No Input	111000	$B_{567} B_{566} B_{565} B_{564} B_{563} B_{562} B_{561} B_{560}$	185
No Input	No Input	111001	$B_{577} B_{576} B_{575} B_{574} B_{573} B_{572} B_{571} B_{570}$	186
No Input	No Input	111010	$B_{587} B_{586} B_{585} B_{584} B_{583} B_{582} B_{581} B_{580}$	187
No Input	No Input	111011	$B_{597} B_{596} B_{595} B_{594} B_{593} B_{592} B_{591} B_{590}$	188
No Input	No Input	111100	$B_{607} B_{606} B_{605} B_{604} B_{603} B_{602} B_{601} B_{600}$	189
No Input	No Input	111101	$B_{617} B_{616} B_{615} B_{614} B_{613} B_{612} B_{611} B_{610}$	190
No Input	No Input	111110	$B_{627} B_{626} B_{625} B_{624} B_{623} B_{622} B_{621} B_{620}$	191
No Input	No Input	111111	$B_{637} B_{636} B_{635} B_{634} B_{633} B_{632} B_{631} B_{630}$	192