Compiler optimisations under C11

- Recall that a program transformation Snot is correct iff Behaviours_{C11} (T) & Behaviours_{C11} (S).

Q: What Behaviours" are we interested in preserving?

- -> the (A, lab, po) components of executions? No, because then the compiler cannot remove any
- → the externally visible events (e.g., print statements)?

 → the final value of the global
 (i.e. the maximal-mo events)

all of these are sensible.

For simplicity, let's just fix a set of "externally visible" variables, X, and preserve only the part of the execution corresponding to events on X, i.e.

> Ax det { a e A | lac (a) e X }, labx = lab(a) if a = Ax of x = la. { of (a) if a = Ax

 $mo_X \stackrel{\text{def}}{=} \left\{ (a,b) \mid mo(a,b) \land a \in A_X \land b \in A_X \right\}$ scx det { (a,b) | sc (a,b) 1 a ∈ Ax 1 b ∈ Ax }.

In other words, we should change any of the X-related events, but we can change any of the others

Sequentialization

| C1 || C2 → C1; C2

- Valid under SC
- We have to be a bit careful regarding non-terminating

while
$$(x=0)$$
 $\begin{cases} x = 0 \\ x = 1 \end{cases}$

may diverge (but diverges only under unfair execution/interleaving)

- So, if we (want to) rule out unfair executions, the transformation is not valid under SC.
- We can regain validity under fair interleaving semantics by requiring (1 to always terminate.

A simple special case: Ci = xNA=1.

Is the transformation valid? Consider the program:

$$P = \begin{cases} x_{NA} = y_{NA} = z_{NA} = 0 \\ \text{if } (y_{RLX} = 1) \\ \text{if } (x_{RLX} = 1) \end{cases}$$

$$z = 1$$

$$z = 1$$

$$z = 1$$

R_{RLX}(y,1) R_{LX}(z,1) is inconsistent according to R_{NA}(x,1) rd R_{LX}(y,1) C11

Execution

What's the problem?

There are two problems:

- Dependency cycles
- Non-monotonicity of Consistent RFna axiom.

Solutions?

- Strengthen the model to rule out dependency cycles. (Non-obvious.)
- Strengthen the model to rule out all (hburf) cycles. (How an implementation cost.)
- Weaken the model by dropping the Consistent RFna axiom. (Then the DRF theorem does not hold.)
- Forbid RLX accesses. (Forbidding RLX writes & strengthening the axioms for RLX reads should also work.)
- Something else? (Open research topic.)

Here, for simplifity, we just rule out RLX accesses.

"Roach motel reorderings

- when is such a reordering transformation valid. A;B ~D B;A

Some simple cases:

- A & B are non-atomic accesses to different locations
- A or B is skip What if A and/or B are atomic?

Cacquire release X

Think of acquire & release accesses as any/rel of locks.

You can move commands inside the critical region, but not out of it.

A Po Sw Racq

Event B by being after an acquire is guaranteed to see all updates hb the Racq. If we move B before the Racq it is notonger guaranteed to see the A' updates.

Conversely for releases: The programmer can know that hb(B,C'), but if we move B

after the Wrel, this knowledge

is Rost.

Wrel _ sw

I here one-way reorderings are referred to as "roach motel" reorderings. (In a filthy motel, cockroaches check in, but never check out.)

Verifying roach motel reorderings

- Assume there are no RLX accesses. (Then, of shb.)
- Consider the reordering A; B ~> B; A where loc(A) \neq loc(B), \tau acquire (A), \tau release (B).

To show: If DRF(Src), then for every consistent Tat execution, there is a consistent Src execution with the same events and po' := po \ { (B, A)} U { (A,B)}.

observe that the only jourgoing hb-edge from B is the po edge to A.

Likewise, the only immediate incoming hb-edge to A is the B is A edge.

Key Lemma: hb'def (po'usw)+ = hb \ { (B,A)} u { (A,B)}

Consider an hb' path

po' swt po' swt po'. Po' (at least one sw edge)

(no sw edges)

In the former case, hb'=po' < hb \ \ (B,A) \ U \ (A,B) \}, trivial In the latter case, none of the po's edges can be A->B as there are no SWA and BSW. Therefore, that is also a valid (po' \ E(A,B)} U SW) + path, i.e. a valid hb path. Finally, (B, A) & hb' because there are no . SW, A and BSW., and ABB are immediate neighbours in po/po/.

With this lemma, we can validate all the axioms except (Consistent RFna) where hb appears positively.

Verifying "roach motel "reorderings (ctd.)

Recall the picture and the (Consistent RFna) axiom.

X BR PO'

 $\forall xy. \ rf(y) = x \ \Lambda(NA(x) \vee NA(y)) = hb(x,y)$

The case where hb is affected is if $hb^*(x,B) \wedge hb^*(A,y)$.

Note that we cannot have both x=B and y=A, because $loc(A) \neq loc(B)$.

Consider the earliest y (in hb-order)

violating the axiom for hb'.

Then, construct a prefix execution of the program containing up to the event y (in hb-order). Further make y read from some hb-earlier event that writes to the same location (or I if no such event exists). That constructed prefix execution is consistent and racy (there is a race between x & y), contradicting our DRF(Src) assumption.

Optimisations on NA-accesses and the power of DRF.

Consider the sequence of "optimisations" shown below:

if
$$(x_{ACQ}==1)$$

print $(y)_{AQ}$
 $t=y_{NA}$

if $(x_{ACQ}==1)$

print $(y)_{NA}$

if $(x_{ACQ}==1)$

print $(y)_{NA}$

print $(y)_{NA}$

print $(y)_{NA}$

- First, we introduced a redundant load of y.
- Then, we did common subexpression elimination (CSE) over the acquire instruction.
- The net-effect is that we moved the access of y before the X_{ACR} , which is clearly wrong.

 (It goes against the "roach motel" principle.)

Therefore one of the two optimisations' should be forbidden. Which should that be?

- SC, TSO, Coherence, Release-Acq, Power, ARM, PSO, RMO all allow the first transformation, but not the second.
- In C11, compilers writers may want to do the second (and therefore not the first) because only the second makes the program run faster. So, indeed, the model chosen allows the second but not the first. [The first transformation may introduce a race, whereas for the esecond, the value of y cannot have changed without a race.]

NA - optimisations allowed by PRF models

1) Overwritten write elimination:

$$x_{NA} = v$$
 $x_{NA} = v'$
 $x_{NA} = v'$

provided that x is not accessed in between & there is no REL-ACQ pair in between.

2 Write after write elimination:

$$X_{NA} = v$$
 $X_{NA} = v$
 $X_{NA} = v$
 $X_{NA} = v$
 $X_{NA} = v$

provided that there is no REL-ACR pair in between

3 Write after read elimination

- t unchanged in between.
- t local variable
- No REL-ACQ pair in between

4 Read after read elimination

- _t local variable _ t unchanged in between
 - No REL-ACQ pair in between
- 5 Read ofter write elimination

$$X_{NA} = V$$

$$X_{NA} = V$$

$$\vdots$$

$$E = V$$

- No REL-ACR pair in between.

(Argument: Any execution that could read/write XNA) in parallel is racy.