


DIC LAB

製作:蔣有為

NCKU College of Engineering





STEP 1.






輸入 IP: 140.116.245.82






STEP 2.






STEP 3. dic 禁止連線, 其餘皆可, 盡量不要跟其他人重複使用







STEP 4. 打開MobaXterm








STEP 5. 連線至工作站

Server IP: 140.116.245.89

帳號:ic contest

密碼:dicicd



IC競賽-Design Compilier 教學

數位晶片設計實驗室(DIC LAB)



ncverilog guide

- Functional Simulation:
 - ncverilog tb.v top.v +define+tb1 +notimingcheck
- Gate-level Simulation:
 - ncverilog tb.v top_syn.v -v tsmc13_neg.v+define+tb1 +define+SDF





What is design compiler?

- Design Compiler為Synopsys所開發的電路合成工具
 - 將register transfer level HDL code轉成gate-level HDL code

• Design Setup基本流程

- 1. mkdir xxx: 建立自己的資料夾
- 2. cd xxx: 進入自己的資料夾
- 3. csh: 進入shell
- 4. menu, 選擇 1) Design Compiler
- 5. dv (open the design vision)

```
ic contest@CSH: >menu
        Please select the CAD tools you want:
    -Synopsys
   Design Compiler
   Spyglass
  ---Cadence
  Incisive
 ----Spring Soft
v) Verdi
 ----Mentor
m) ModelSim
Please select the TOOL you want:1
 latform = amd64
```





合成基本流程(for IC contest)

• Synthesis基本流程

- 1) dv (open the design vision)
- 2) source .synopsys dc.setup
- 3) read file top module.v
- 4) source top module DC.sdc
- 5) compile
- 6) output the necessary files
 - write -format verilog -hierarchy -output top module syn.v
 - write -format ddc -hierarchy -output top module syn.ddc
 - write sdf -version 2.1 top module syn.sdf
- 7) Report report timing report area

設定 synopsys_dc.setup

- Search path:填寫合成所需要用library所在路徑
 - TSMC130nm: /usr/cad/designkit/CBDK_IC_Contest_v2.1/SynopsysDC/db/
- target_library: 電路合成時所會使用的standard cell library
 - fast.db
- link library: HDL裡面所有reference到的standard cell library 以及IP
 - fast.db memory.db
- Symbol library: 用來產生schematic圖型所使用的library
 - generic.sdb
- Synthetic library: DesginWare library to be used
 - dw foundation.sldb





設定 synopsys_dc.setup

```
set company "CIC"
set designer "Student"
                     "../lib $search_path"
set search_path
                     "slow.db"
set target library
set link library
                     "* $target library dw foundation.sldb"
set symbol library "tsmc13.sdb generic.sdb"
set synthetic library "dw foundation.sldb"
set hdlin translate off skip text "TRUE"
set edifout netlist only "TRUE"
set verilogout no tri true
set hdlin enable presto for vhdl "TRUE"
set sh enable line editing true
set sh line editing mode emacs
history keep 100
alias h history
set bus inference style {%s[%d]}
set bus_naming_style {%s[%d]}
set hdlout internal busses true
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
define name rules name rule -map {{"\\*cell\\*" "cell"}}
```





DC.sdc

```
# operating conditions and boundary conditions #
set cycle 10
                                                   告訴Tool合成目標的clock width
### === Set Clocks Timing Contrants === ###
create clock -name CLK -period $cycle [get ports clk]
set dont touch network
                          [get clocks CLK]
set clock uncertainty 1
                        [get_clocks CLK]
                         [get_clocks CLK]
set clock latency
set fix hold
                           [get clocks CLK]
set ideal network
                           [get_ports clk]
### === Set Driving Strength & delay paramete === ###
set input delay -clock CLK -max -rise 4.5 [remove from collection [all inputs] [get clocks ]]
set input delay -clock CLK -max -fall 4.5 [remove from collection [all inputs] [get clocks ]]
set_output_delay -clock CLK -max -rise 4.5 [all_outputs]
set_output_delay -clock CLK -max -fall 4.5 [all_outputs]
set_load -pin_load 1 [all_outputs]
set drive
                 1 [all inputs]
set operating conditions -min library fast -min fast -max library slow -max slow
set wire load model -name tsmc13 wl10 -library slow
```



Output files

- Verilog File
 - Command: write –format verilog –hierarchy –output
 FAS syn.v
- DDC File(Synopsys Internal Database format)
 - Command: write –format ddc –output FAS_syn.ddc
- SDF(Standard Delay Format)
 - Command: write_sdf -version 2.1 -context verilog-load delay net FAS syn.sdf





Example

- 範例程式碼在FTP內有(/example)
- 在Server裡也有放

