

2022 Digital IC Design Homework 3

NAME	洪緯宸				
Student ID	E14086020				
Simulation Result					
Functiona 1 simulation	Pass (encoder)	Pass (decoder)	Gate-level simulation	Pass (encoder)	Pass (decoder)
(your pre-sim result) encoder/decoder img0 cycle 043d9, expect(1,1,8) , get(1,1,8) >> Pass cycle 04412, expect(7,7,8) , get(7,7,8) >> Pass cycle 04425, expect(7,7,8) , get(7,7,8) >> Pass cycle 04438, expect(7,7,8) , get(7,7,8) >> Pass cycle 0444b, expect(7,7,8) , get(7,7,8) >> Pass cycle 0445e, expect(7,7,8) , get(7,7,8) >> Pass cycle 04471, expect(7,7,8) , get(7,7,8) >> Pass cycle 0449c, expect(7,6,6) , get(7,6,6) >> Pass ----- Encoding finished, ALL PASS ----- ** Note: \$finish : tb_Encoder.sv(250) Time: 526950 ns Iteration: 1 Instance: /testfi == Decoding string "080808" cycle 007ff, expect 0, get 0 >> Pass cycle 00800, expect 8, get 8 >> Pass cycle 00801, expect 0, get 0 >> Pass cycle 00802, expect 8, get 8 >> Pass cycle 00803, expect 0, get 0 >> Pass cycle 00804, expect 8, get 8 >> Pass ----- Decoding finished, ALL PASS ----- * Note: \$finish : C:/Users/bob90/verilog/IC Time: 61590 ns Iteration: 1 Instance: /tes			(your post-sim result) encoder/decoder img0 cycle 043d9, expect(1,1,8) , get(1,1,8) >> Pass cycle 043ec, expect(7,7,8) , get(7,7,8) >> Pass cycle 043ff, expect(7,7,8) , get(7,7,8) >> Pass cycle 04412, expect(7,7,8) , get(7,7,8) >> Pass cycle 04425, expect(7,7,8) , get(7,7,8) >> Pass cycle 04438, expect(7,7,8) , get(7,7,8) >> Pass cycle 0444b, expect(7,7,8) , get(7,7,8) >> Pass cycle 0445e, expect(7,7,8) , get(7,7,8) >> Pass cycle 04471, expect(7,7,8) , get(7,7,8) >> Pass cycle 0449c, expect(7,6,6) , get(7,6,6) >> Pass ----- Encoding finished, ALL PASS ----- ** Note: \$finish : C:/Users/bob90/verilog/IC_de Time: 526950 ns Iteration: 1 Instance: /testfi 1 cycle 007fe, expect 8, get 8 >> Pass == Decoding string "080808" cycle 007ff, expect 0, get 0 >> Pass cycle 00800, expect 8, get 8 >> Pass cycle 00801, expect 0, get 0 >> Pass cycle 00802, expect 8, get 8 >> Pass cycle 00803, expect 0, get 0 >> Pass cycle 00804, expect 8, get 8 >> Pass ----- Decoding finished, ALL PASS ----- ** Note: \$finish : C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel Time: 61590 ns Iteration: 1 Instance: /testfixture_decoder		
(your pre-sim result) encoder/decoder Img1 cycle 04400, expect(3,2,e) , get(3,2,e) >> Pass cycle 0440e, expect(0,0,d) , get(0,0,d) >> Pass cycle 0441b, expect(5,1,4) , get(5,1,4) >> Pass cycle 0442a, expect(5,1,8) , get(5,1,8) >> Pass cycle 04439, expect(3,2,f) , get(3,2,f) >> Pass cycle 04447, expect(0,0,6) , get(0,0,6) >> Pass cycle 04453, expect(0,0,6) , get(0,0,6) >> Pass ----- Encoding finished, ALL PASS ----- ** Note: \$finish : tb_Encoder.sv(250) Time: 524760 ns Iteration: 1 Instance: /testfi 1 cycle 00801, expect 1, get 1 >> Pass cycle 00802, expect 4, get 4 >> Pass cycle 00803, expect f, get f >> Pass == Decoding string "6" cycle 00804, expect 6, get 6 >> Pass ----- Decoding finished, ALL PASS ----- ** Note: \$finish : tb_Decoder.sv(228) Time: 61620 ns Iteration: 1 Instance: /testfixture_de 1 Break in Module testfixture_decoder at tb_Decoder.sv line			(your post-sim result) encoder/decoder Img1 cycle 0441b, expect(5,1,4) , get(5,1,4) >> Pass cycle 0442a, expect(5,1,8) , get(5,1,8) >> Pass cycle 04439, expect(3,2,f) , get(3,2,f) >> Pass cycle 04447, expect(0,0,6) , get(0,0,6) >> Pass cycle 04453, expect(0,0,6) , get(0,0,6) >> Pass ----- Encoding finished, ALL PASS ----- ** Note: \$finish : C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel Time: 524760 ns Iteration: 1 Instance: /testfixture_encoder 1 Break in Module testfixture_encoder at C:/Users/bob90/verilog/IC_design_Homew 1 == Decoding string "f4f" cycle 00801, expect f, get f >> Pass cycle 00802, expect 4, get 4 >> Pass cycle 00803, expect f, get f >> Pass == Decoding string "6" cycle 00804, expect 6, get 6 >> Pass ----- Decoding finished, ALL PASS ----- ** Note: \$finish : C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel Time: 61620 ns Iteration: 1 Instance: /testfixture_decoder 1 Break in Module testfixture_decoder at C:/Users/bob90/verilog/IC_design_Homew		

<div>(your pre-sim result)</div> <div>encoder/decoder</div> <div>Img2</div> <div><pre>----- # cycle 02767, expect(7,5,6) , get(7,5,6) >> Pass # cycle 02781, expect(1,7,6) , get(1,7,6) >> Pass # cycle 027a8, expect(7,5,7) , get(7,5,7) >> Pass # cycle 027b9, expect(7,7,7) , get(7,7,7) >> Pass # cycle 027d2, expect(1,3,6) , get(1,3,6) >> Pass # cycle 027eb, expect(5,5,7) , get(5,5,7) >> Pass # cycle 027ff, expect(5,7,6) , get(5,7,6) >> Pass # cycle 02812, expect(7,7,7) , get(7,7,7) >> Pass # cycle 0283d, expect(7,6,6) , get(7,6,6) >> Pass ----- Encoding finished, ALL PASS ----- ** Note: \$finish : tb_Encoder.sv(250) Time: 309060 ns Iteration: 1 Instance: /test 1 Break in Module testfixture_encoder at C:/Users/bob90/verilog/IC_design_Home Decoding string "d7d7d7" e 007ff, expect d, get d >> Pass e 00800, expect 7, get 7 >> Pass e 00801, expect d, get d >> Pass e 00802, expect 7, get 7 >> Pass e 00803, expect d, get d >> Pass e 00804, expect 7, get 7 >> Pass ----- Decoding finished, ALL PASS ----- ** Note: \$finish : tb_Decoder.sv(228) Time: 61590 ns Iteration: 1 Instance: /testfixtu 1 Break in Module testfixture_decoder at tb_Decoder.sv</pre></div>	<div>(your post-sim result) encoder/decoder</div> <div>Img2</div> <div><pre>cycle 0272d, expect(7,7,7) , get(7,7,7) >> Pass cycle 02740, expect(7,7,7) , get(7,7,7) >> Pass cycle 02767, expect(7,5,6) , get(7,5,6) >> Pass cycle 02781, expect(1,7,6) , get(1,7,6) >> Pass cycle 027a8, expect(7,5,7) , get(7,5,7) >> Pass cycle 027b9, expect(7,7,7) , get(7,7,7) >> Pass cycle 027d2, expect(1,3,6) , get(1,3,6) >> Pass cycle 027eb, expect(5,5,7) , get(5,5,7) >> Pass cycle 027ff, expect(5,7,6) , get(5,7,6) >> Pass cycle 02812, expect(7,7,7) , get(7,7,7) >> Pass cycle 0283d, expect(7,6,6) , get(7,6,6) >> Pass ----- Encoding finished, ALL PASS ----- ** Note: \$finish : C:/Users/bob90/verilog/IC_design_Homework/HW3/gateleve Time: 309060 ns Iteration: 1 Instance: /testfixture_encoder 1 Break in Module testfixture_encoder at C:/Users/bob90/verilog/IC_design_Home Decoding string "d7d7d7" e 007ff, expect d, get d >> Pass e 00800, expect 7, get 7 >> Pass e 00801, expect d, get d >> Pass e 00802, expect 7, get 7 >> Pass e 00803, expect d, get d >> Pass e 00804, expect 7, get 7 >> Pass ----- Decoding finished, ALL PASS ----- ** Note: \$finish : C:/Users/bob90/verilog/IC_design_Hom Time: 61590 ns Iteration: 1 Instance: /testfixture_de</pre></div>																																																									
Synthesis Result	encoder	Decoder																																																								
Total logic elements	21202	81																																																								
Total memory bit	0	0																																																								
Embedded multiplier 9-bit element	0	0																																																								
Simulation time img0	526950	61590																																																								
Simulation time img1	524760	61620																																																								
Simulation time img2	309060	61590																																																								
<div>(your flow summary) encoder</div> <div><table><tr><td>Revision Name</td><td>LZ77_Encoder</td></tr><tr><td>Top-level Entity Name</td><td>LZ77_Encoder</td></tr><tr><td>Family</td><td>Cyclone II</td></tr><tr><td>Device</td><td>EP2C70F896C8</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>21,202 / 68,416 (31 %)</td></tr><tr><td> Total combinational functions</td><td>20,945 / 68,416 (31 %)</td></tr><tr><td> Dedicated logic registers</td><td>16,519 / 68,416 (24 %)</td></tr><tr><td>Total registers</td><td>16519</td></tr><tr><td>Total pins</td><td>28 / 622 (5 %)</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 1,152,000 (0 %)</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>0 / 300 (0 %)</td></tr><tr><td>Total PLLs</td><td>0 / 4 (0 %)</td></tr></table></div>	Revision Name	LZ77_Encoder	Top-level Entity Name	LZ77_Encoder	Family	Cyclone II	Device	EP2C70F896C8	Timing Models	Final	Total logic elements	21,202 / 68,416 (31 %)	Total combinational functions	20,945 / 68,416 (31 %)	Dedicated logic registers	16,519 / 68,416 (24 %)	Total registers	16519	Total pins	28 / 622 (5 %)	Total virtual pins	0	Total memory bits	0 / 1,152,000 (0 %)	Embedded Multiplier 9-bit elements	0 / 300 (0 %)	Total PLLs	0 / 4 (0 %)	<div>(your flow summary) decoder</div> <div><table><tr><td>Revision Name</td><td>LZ77_Decoder</td></tr><tr><td>Top-level Entity Name</td><td>LZ77_Decoder</td></tr><tr><td>Family</td><td>Cyclone II</td></tr><tr><td>Device</td><td>EP2C70F896C8</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>81 / 68,416 (< 1 %)</td></tr><tr><td> Total combinational functions</td><td>52 / 68,416 (< 1 %)</td></tr><tr><td> Dedicated logic registers</td><td>75 / 68,416 (< 1 %)</td></tr><tr><td>Total registers</td><td>75</td></tr><tr><td>Total pins</td><td>27 / 622 (4 %)</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 1,152,000 (0 %)</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>0 / 300 (0 %)</td></tr><tr><td>Total PLLs</td><td>0 / 4 (0 %)</td></tr></table></div>		Revision Name	LZ77_Decoder	Top-level Entity Name	LZ77_Decoder	Family	Cyclone II	Device	EP2C70F896C8	Timing Models	Final	Total logic elements	81 / 68,416 (< 1 %)	Total combinational functions	52 / 68,416 (< 1 %)	Dedicated logic registers	75 / 68,416 (< 1 %)	Total registers	75	Total pins	27 / 622 (4 %)	Total virtual pins	0	Total memory bits	0 / 1,152,000 (0 %)	Embedded Multiplier 9-bit elements	0 / 300 (0 %)	Total PLLs	0 / 4 (0 %)
Revision Name	LZ77_Encoder																																																									
Top-level Entity Name	LZ77_Encoder																																																									
Family	Cyclone II																																																									
Device	EP2C70F896C8																																																									
Timing Models	Final																																																									
Total logic elements	21,202 / 68,416 (31 %)																																																									
Total combinational functions	20,945 / 68,416 (31 %)																																																									
Dedicated logic registers	16,519 / 68,416 (24 %)																																																									
Total registers	16519																																																									
Total pins	28 / 622 (5 %)																																																									
Total virtual pins	0																																																									
Total memory bits	0 / 1,152,000 (0 %)																																																									
Embedded Multiplier 9-bit elements	0 / 300 (0 %)																																																									
Total PLLs	0 / 4 (0 %)																																																									
Revision Name	LZ77_Decoder																																																									
Top-level Entity Name	LZ77_Decoder																																																									
Family	Cyclone II																																																									
Device	EP2C70F896C8																																																									
Timing Models	Final																																																									
Total logic elements	81 / 68,416 (< 1 %)																																																									
Total combinational functions	52 / 68,416 (< 1 %)																																																									
Dedicated logic registers	75 / 68,416 (< 1 %)																																																									
Total registers	75																																																									
Total pins	27 / 622 (4 %)																																																									
Total virtual pins	0																																																									
Total memory bits	0 / 1,152,000 (0 %)																																																									
Embedded Multiplier 9-bit elements	0 / 300 (0 %)																																																									
Total PLLs	0 / 4 (0 %)																																																									
Description of your design																																																										
Encoder 在 read state 先把值全部存到 reg 裡，在進行解析，我在前面多加了 8 個 element 用來給一開始的 search pointer，避免他指到負的，再來美輸出一個就把 string_buffer 往後移 len+1 個直到結束																																																										
Decoder 則是在每一個 clock 都把 buffer 往後移一位，buff[0] 則是根據 cnt 是否等於 code_len 來判斷是 chardata 還是 buff[code_pos]，一直下去就會直到正確答案。																																																										

*Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element)*