





Interfaces, excluding most power

Common


- I2C (Bus)
 - SDA
 - SCL
- Debug and Testing***
- JTAG (Header)
 - MTDO
 - MTCK
 - MTDI
 - MTMS
- Reset* (Header) (Normally Open)
 - En
 - GND
- Storage* (Future Expansion) (Header)
 - DO (MSIO)
 - Vss2 (GND)
 - SCK (SCLK)
 - VDD (3V3)
 - Vss1 (GND)
 - DI (MOSI)
 - CS (SS)

Nacele

- Encoder
 - SDA
 - SCL
- Actuator
 - Analog Feedback
 - PWM



Controls Box



- No pin shown: Assume No board connection (NC) (outside of general debug headers).
- All I2C devices can share the same bus if they behave nicely, but otherwise there is a spare bus.
- All pins should have a total of two - three female headers available for debugging and modifications, including any stacking headers.