

# Documentation for project DocumentationExample

Generated by Sigasi 3.2.0.201605170826

Revision  
2016-05-17

---

## Table of Contents

Design Units .....	1
Entity work.clock_generator .....	1
Description .....	1
Architectures .....	1
Ports and Generics .....	1
Architecture work.clock_generator(BEH) .....	2
Description .....	2
Signals and constants .....	2
Instantiations .....	2
Block Diagram .....	2
Entity work.dut .....	2
Description .....	2
Architectures .....	2
Ports and Generics .....	3
Architecture work.dut(RTL) .....	3
Description .....	3
Signals and constants .....	4
Instantiations .....	4
Block Diagram .....	4
Entity work.testbench .....	4
Description .....	5
Architectures .....	5
Ports and Generics .....	5
Architecture work.testbench(STR) .....	5
Description .....	5
Signals and constants .....	5
Instantiations .....	6
Block Diagram .....	6

---

# Design Units

This project has 6 design units.

- Entity [work.clock\\_generator](#)
- Architecture [work.clock\\_generator\(BEH\)](#)
- Entity [work.dut](#)
- Architecture [work.dut\(RTL\)](#)
- Entity [work.testbench](#)
- Architecture [work.testbench\(STR\)](#)

## Entity [work.clock\\_generator](#)

This design unit is implemented in file: `clock_generator.vhd`

This file has no special dependencies

## Description

Generate a clock signal. Duty cycle is 50%. Frequency =  $1/(2 \cdot \text{PERIOD})$

## Architectures

- [work.clock\\_generator\(BEH\)](#)

## Ports and Generics

### Generics

Name	Type	Default Value
PERIOD	time	25 ns

### Ports

Name	Direction	Type
clock	Out	std_logic

## Architecture `work.clock_generator(BEH)`

This design unit is implemented in file: `clock_generator.vhd`

This architecture implements entity `work.clock_generator`

This file has no special dependencies

### Description


Test implementation of a clock generator

### Signals and constants

### Instantiations

No instantiations

### Block Diagram



## Entity `work.dut`

This design unit is implemented in file: `dut.vhd`

This file has no special dependencies

### Description

Design Under Test

### Architectures

- `work.dut(RTL)`

## Ports and Generics

### Generics

Name	Type	Default Value
test	integer	

### Ports

Name	Direction	Type
data_out	Out	std_logic_vector(7 downto 0)
	test comment	
data_in	In	std_logic_vector(7 downto 0)
	test2 comment	
valid	Out	std_logic
start	In	std_logic
	More info about this at <a href="http://www.sigasi.com">http://www.sigasi.com</a>	
clock	In	std_logic
reset	In	std_logic

## Architecture work.dut(RTL)

This design unit is implemented in file: `dut.vhd`

This architecture implements entity [work.dut](#)

This file has no special dependencies

## Description

Register Transfer Level architecture of the Device Under Test

## Signals and constants

### Signals

Name	Type
count	integer range 0 to MAX_COUNT
	counter


### Constants

Name	Type	Value
MIN_COUNT	integer	0
	Unused constant? TODO review	
MAX_COUNT	integer	5
	Maximum value of the counter	

### Instantiations

No instantiations

### Block Diagram



### Entity work.testbench

This design unit is implemented in file: `testbench.vhd`

This file depends on: `clock_generator.vhd`, `dut.vhd`

## Description

Test bench for Sigasi Tutorial Project.

## Architectures

- [work.testbench\(STR\)](#)

## Ports and Generics

### Architecture [work.testbench\(STR\)](#)

This design unit is implemented in file: `testbench.vhd`

This architecture implements entity [work.testbench](#)

This file depends on: `clock_generator.vhd`, `dut.vhd`

## Description

No Description

## Signals and constants

### Signals

Name	Type
data_out	std_logic_vector(7 downto 0)
	data_out blabla
data_in	std_logic_vector(7 downto 0)
valid	std_logic
start	std_logic
clock	std_logic
reset	std_logic

### Constants


Name	Type	Value
PERIOD	time	50 ns

Name	Type	Value
		Half the clock period. The frequency will be 1/ (2*PERIOD) = 100 MHz

## Instantiations

- clock\_generator\_instance : work.clock\_generator
  - # Generic Map
    - # PERIOD : PERIOD
  - # Port Map
    - # clock : clock
- dut\_instance : work.dut
  - # Generic Map
    - # test : 0
  - # Port Map
    - # data\_out : data\_out -- test comment
    - # data\_in : data\_in -- test2 comment
    - # valid : valid
    - # start : start -- More info about this at <http://www.sigasi.com>
    - # clock : clock
    - # reset : reset

## Block Diagram







Generated on 2016-05-17 with the [Sigasi Documentation Engine](http://www.sigasi.com/app/docgen)<sup>1</sup>.

---

<sup>1</sup> <http://www.sigasi.com/app/docgen>