```
/*****************
    Verilog code and test banch for carry select adder
3
    Submitted by : Boban R Pallathucharry
    Student ID : 01810169
    *************************************
5
6
    module carry_sel_adder_tb();
7
8
   reg [7:0] Atest, Btest;
9
   req Cintest;
10 wire
           [7:0] Sumtest;
11 wire
               Couttest;
12
13 carry sel adder c1 (Sumtest, Couttest, Atest, Btest, Cintest);
   initial
14
15
       begin
16
        Atest = 8'h00;
17
        Btest = 8'h00;
18
        Cintest = 1'b0;
19
20
       #150;
21
        Atest = 8'h02;
22
       Btest = 8'h02;
23
24
       #150;
25
        Atest = 8'h30;
26
        Btest = 8'h30;
27
28
        #150;
29
        Atest = 8'h5f;
30
        Btest = 8'hf0;
31
32
       #150;
33
       Atest = 8'h0f;
34
       Btest = 8'h02;
35
36
       #150;
        Atest = 8'h50;
37
38
        Btest = 8'ha0;
39
40
       #150;
        Atest = 8'h08;
41
42
        Btest = 8'h0a;
43
44 endmodule
45 module carry sel adder(sum,cout,a,b,cin);
46 input [7:0] a,b;
47
   output [7:0] sum;
48
   input
              cin;
49
   output
               cout;
50
               sum;
   //reg
51
  //reg
               cout;
52 wire [3:0] W1,W2,sum3to0;
53 wire carry2,carry3;
54 wire
               carrystage;
55 wire
               muxsel;
56 assign muxsel = carrystage;
57
  cla4
            (sum3to0, carrystage, a[3:0], b[3:0], cin);
58 cla4
            (W1, carry2, a[7:4], b[7:4], 1'b1);
59
   cla4
            (W2, carry3, a[7:4], b[7:4], 1'b0);
60
61
   //case(muxsel)
62
   //1'b1: begin
63
        assign sum = carrystage ? {W1,sum3to0}:{W2,sum3to0};
64
        assign cout = carrystage ? carry2:carry3;
65
        //end
66
67
   //1'b0: begin
68
                   sum = {W2, sum3to0};
        //assign
69
    // assign cout = carry3;
```

```
70 // end
71 //endcase
72 endmodule
73 module cla4(sum,cout,a,b,cin);
74 input [3:0] a,b;
75 input cin;
76 output [3:0] sum;
77
   output cout;
78
79
   wire [3:0] Pi,Gi;
80 wire [4:0]
81
82
   assign Ci[0] = cin;
83 assign Ci[1] = (Gi[0] + (Pi[0] \& Ci[0]));
    assign Ci[2] = (Gi[1] + (Pi[1] & Ci[1]));
84
    assign Ci[3] = (Gi[2] + (Pi[2] & Ci[2]));
85
86
   assign Ci[4] = (Gi[3] + (Pi[3] \& Ci[3]));
87
88 assign Pi = a + b;
89 assign Gi = a \& b;
90 assign sum = (a ^ b ^ Ci[3:0]);
91 assign cout = Ci[4];
92 endmodule
```