```
--ALU using VHDL
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.all;
USE IEEE.NUMERIC STD.all;
                           -- Needed for shifts
USE IEEE.STD LOGIC UNSIGNED.all
ENTITY ALU IS
PORT (
  OP CODE: IN STD LOGIC VECTOR(4 DOWNTO 0);
                IN STD LOGIC VECTOR;
  CIN:
  OP A: IN STD LOGIC VECTOR(7 DOWNTO 0);
  OP B:
                IN STD LOGIC VECTOR(7 DOWNTO 0);
                OUT STD LOGIC VECTOR(7 DOWNTO 0));
  ALU OUT:
--signal OP A: STD LOGIC VECTOR(7 DOWNTO 0);
signal SHL A: unsigned(7 DOWNTO 0);
signal SHR A: unsigned(7 DOWNTO 0);
END ENTITY ALU;
ARCHITECTURE ALUBehaviour OF ALU IS
BEGIN
Logic: PROCESS(OP CODE, OP A, OP B, CIN)
BEGIN
 IF (OP CODE="00000" AND CIN="1") THEN
    ALU OUT <= OP A;
 ELSIF (OP CODE="00000" AND CIN="1") THEN
    ALU OUT <= OP A+"00000001";
 ELSIF (OP CODE="00001" AND CIN="0") THEN
    ALU OUT <= (OP A + OP B);
```

```
ELSIF (OP CODE="00001" AND CIN="1") THEN
     ALU OUT <= (OP A + OP B + "1");
 ELSIF (OP CODE="00010" AND CIN="0") THEN
     ALU_OUT <= (OP_A + NOT(OP_B));
 ELSIF (OP CODE="00010" AND CIN="1") THEN
     ALU_OUT <= (OP_A + NOT(OP_B) + "1");
 ELSIF (OP_CODE="00011" AND CIN="0") THEN
     ALU_OUT <= OP_A - "1";
 ELSIF (OP CODE="00011" AND CIN="1") THEN
     ALU OUT <= OP A;
 ELSIF (OP_CODE="00100") THEN
     ALU OUT <= (OP A AND OP B);
 ELSIF (OP CODE="00101") THEN
     ALU_OUT <= (OP_A OR OP_B);
 ELSIF (OP CODE="00110") THEN
     ALU_OUT <= (OP_A XOR OP_B);
 ELSIF (OP CODE="00111") THEN
     ALU OUT <= NOT(OP A);
 ELSIF (OP CODE="01000") THEN
     ALU_OUT <= shift_left(unsigned(OP_A),7);
 ELSIF (OP CODE="01000") THEN
     ALU OUT <= shift right(unsigned(OP A),7);
 ELSIF (OP CODE="11000")
    ALU_OUT <= "00000000";
 ELSE ALU_OUT <= "00000000";</pre>
END IF;
END PROCESS Logic;
END ARCHITECTURE ALUBehaviour;
```