```
// Verilog code for digital counter/decrementer
     // Submitted by : Boban R Pallathucharry
 3
     // Student ID : 01810169
 4
 5
     module dig counter(RESETL, PRESETL, LOAD ENA, UP, DATA IN, CLK, COUNT);
 6
 7
    input
            [3:0]
                     DATA IN;
8
    input
                     RESETL, PRESETL, LOAD ENA, UP, CLK;
9
    output [3:0]
                      COUNT;
10
    reg
                      COUNT;
             [3:0]
11
12
    always @ (RESETL or PRESETL or posedge CLK)
13
    begin
14
                                  COUNT <= 4'b0000;
         if (~RESETL)
15
16
         else if (~PRESETL)
                                  COUNT <= 4'b1111;
17
18
         else if (UP) begin
19
             if (COUNT == 15) begin
20
                      COUNT \leftarrow 0;
21
                      COUNT \leftarrow (COUNT + 1);
22
23
             else COUNT <= (COUNT + 1);</pre>
24
             end
25
26
         else if (~UP) begin
27
             if (COUNT == 0) begin
28
                      COUNT <= 15;
29
                      COUNT <= (COUNT - 1);
30
                  end
31
             else COUNT <= (COUNT - 1);</pre>
32
33
         else if (LOAD ENA) COUNT <= DATA IN;</pre>
34
    end
35
     endmodule
```