

Image source

∂ 1.2.Decoder truth table:

Light in HIGH >> Common anode (CA)

Hex	Input	A	В	С	D	E	F	G
0	0000	0	0	0	0	0	0	1
1	0001	1	0	0	1	1	1	1
2	0010	0	0	1	0	0	1	0
3	0011	0	0	0	0	1	1	0

Hex	Input	A	В	С	D	E	F	G
4	0100	1	0	0	1	1	0	0
5	0101	0	1	0	0	1	0	0
6	0110	1	1	0	0	0	0	0
7	0111	0	0	0	1	1	1	1
8	1000	0	0	0	0	0	0	0
9	1001	0	0	0	1	1	0	0
А	1010	0	0	0	1	0	0	0
b	1011	1	1	0	0	0	0	0
С	1100	0	1	1	0	0	0	1
d	1101	1	0	0	0	0	1	0
Е	1110	0	1	1	0	0	0	0
F	1111	0	1	1	1	0	0	0


∂ 2.1 Architecture listing

```
architecture Behavioral of hex 7seg is
begin
    -- p_7seg_decoder:
    -- A combinational process for 7-segment display decoder.
    -- Any time "hex i" is changed, the process is "executed".
    -- Output pin seg_o(6) corresponds to segment A, seg_o(5) to B, etc.
    p_7seg_decoder : process(hex_i)begin
        case hex i is
            when "0000" => seg_o <= "0000001"; -- 0
            when "0001" => seg_o <= "1001111";</pre>
            when "0010" => seg o <= "0010010";
            when "0011" => seg_o <= "0000110";
            when "0100" => seg_o <= "1001100";</pre>
            when "0101" => seg_o <= "0100100";</pre>
            when "0110" => seg_o <= "1100000";
            when "0111" => seg o <= "0001111";
            when "1000" => seg_o <= "0000000";</pre>
            when "1001" => seg_o <= "0001100";</pre>
                                                   -- 9
```



```
architecture Behavioral of tb hex 7seg is
signal s hex : std logic vector(3 downto 0);
signal s_seg : std_logic_vector(6 downto 0);
begin
-- contect architecture to testbench
uut hex 7seg : entity work.hex 7seg
   port map(
       hex i \Rightarrow s hex,
       seg o => s seg
       );
tb stimuls: process begin
    -- complete truth table
   s hex <= "0000"; wait for 100 ns; -- 0
   s hex <= "0001"; wait for 100 ns; -- 1
   s_hex <= "0010"; wait for 100 ns; -- 2
   s hex <= "0011"; wait for 100 ns; -- 3
   s hex <= "0100"; wait for 100 ns; -- 4
   s hex <= "0101"; wait for 100 ns; -- 5
   s hex <= "0110"; wait for 100 ns; -- 6
   s hex <= "0111"; wait for 100 ns; -- 7
   s hex <= "1000"; wait for 100 ns; -- 8
   s_hex <= "1001"; wait for 100 ns; -- 9
   s hex <= "1010"; wait for 100 ns; -- a
   s hex <= "1011"; wait for 100 ns; -- b
   s_hex <= "1100"; wait for 100 ns; -- c
   s_hex <= "1101"; wait for 100 ns; -- d
    s hex <= "1110"; wait for 100 ns; -- e
   s hex <= "1111"; wait for 100 ns; -- f
   wait;
end process tb_stimuls;
end Behavioral;
```

∂ 2.3. Screenshots



∂ 2.4. Top level VHDL listing

```
entity top is
 Port (
 SW
       : in std logic vector(4 - 1 downto 0); --data in
        : out std logic vector(8 - 1 downto 0); --segment outs
     : out std logic; -- cathode A
 CA
     : out std logic; -- cathode B
 CB
      : out std logic; -- cathode C
 CD
     : out std logic; -- cathode D
     : out std logic; -- cathode E
 CE
      : out std logic; -- cathode F
 CF
      : out std logic; -- cathode G
 CG
 AN
       : out std logic vector(8 - 1 downto 0) -- common digits anodes
  );
end top;
-- Architecture body for top level
architecture behavioral of top is
begin
    -- Instance (copy) of hex_7seg entity
   hex2seg : entity work.hex_7seg
       port map(
           hex i
                   => SW,
```

```
seg_o(6) \Rightarrow CA,
              seg_o(5) \Rightarrow CB,
              seg_o(4) \Longrightarrow CC,
              seg_o(3) \Rightarrow CD,
              seg o(2) \Longrightarrow CE,
              seg_o(1) \Rightarrow CF,
              seg o(0) \Longrightarrow CG
         );
    -- Connect one common anode to 3.3V
    AN <= b"1111 0111";
    -- Display input value
    LED(3 downto 0) <= SW;
    -- Turn LED(4) on if input value is equal to 0, ie "0000"
    LED(4) \le '1' \text{ when } (SW = "0000") \text{ else '0'};
    -- Turn LED(5) on if input value is greater than 9
    LED(5) <= '1' when (SW >"1001") else '0';
    -- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
    LED(6) \leftarrow '1' \text{ when } (SW(0) = '1') \text{ else } '0'; -- \text{ compare LSB}
    -- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
    LED(7) \leftarrow '1' when SW = "0001" else -- but 1 is not power of two anyway
                '1' when SW = "0010" else
                '1' when SW = "0100" else
                '1' when SW = "1000" else
                '0';
end architecture behavioral;
```

∂ 3. LED(7:4) indicators

∂ 3.1. Truth table

Hex	Inputs	LED4	LED5	LED6	LED7
0	0000	1	0	0	0
1	0001	0	0	1	1
2	0010	0	0	0	1
3	0011	0	0	1	0
4	0100	0	0	0	1
5	0101	0	0	1	0

Hex	Inputs	LED4	LED5	LED6	LED7
6	0110	0	0	0	0
7	0111	0	0	1	0
8	1000	0	0	0	1
9	1001	0	0	1	0
А	1010	0	1	0	0
b	1011	0	1	1	0
С	1100	0	1	0	0
d	1101	0	1	1	0
Е	1110	0	1	0	0
F	1111	0	1	1	0

∂ LEDs function listing

```
-- Connect one common anode to 3.3V
  AN <= b"1111 0111";
   -- Display input value
  LED(3 downto 0) <= SW;
   -- Turn LED(4) on if input value is equal to 0, ie "0000"
  LED(4) \le '1' \text{ when } (SW = "0000") \text{ else } '0';
   -- Turn LED(5) on if input value is greater than 9
  LED(5) <= '1' when (SW >"1001") else '0';
   -- Turn LED(6) on if input value is odd, ie 1, 3, 5, ...
  LED(6) \leftarrow SW(0); -- compare LSB
   -- Turn LED(7) on if input value is a power of two, ie 1, 2, 4, or 8
  LED(7) \leftarrow '1' when SW = "0001" else -- but 1 is not power of two anyway
             '1' when SW = "0010" else
             '1' when SW = "0100" else
             '1' when SW = "1000" else
             '0';
```

⊘ 3.2. Screenshots

