


🔗 main ▾

⋮

Digital-electronics-1 / LAB\_03 / README.MD

 **Bobik77** Update README.MD 🕒 History

👤 1 contributor

RawBlame

✎🗑

154 lines (151 sloc) | 4.55 KB

🔗 **BPC-DE1 Lab\_03**

📎 Repository: [Bobik77](#) / [Digital-electronic-1](#) / [LAB3](#)

🔗 **Preparation tasks:**

🔗 **Download and install Vivado**

Done ✓

🔗 **SW and LEDs connect table:**



Part	PIN
LED6	U17
LED7	U16
LED8	V16
LED9	T15
LED10	U14
LED11	T16
LED12	V15
LED13	V14
LED14	V12
LED15	V11
SW0	J15
SW1	L16
SW2	M13
SW3	R15
SW4	R17
SW5	T18
SW6	U18
SW7	R13
SW8	T8
SW9	U8
SW10	R16
SW11	T13
SW12	H6
SW13	U12
SW14	U11
SW15	V10

## 🔗 Two-bit wide 4-to-1 multiplexer

### 🔗 Listing architecture

```
architecture Behavioral of mux_2bit_4to1 is
begin

    process (a_i, b_i, c_i, d_i, s_i)
    begin
        case s_i is
            when "00" => q_o <= a_i;
            when "01" => q_o <= b_i;
            when "10" => q_o <= c_i;
            when "11" => q_o <= d_i;
            when others => null;
        end case;
    end process;

end Behavioral;
```

### 🔗 Listing testbench architecture


```
architecture testbench of tb_mux_2bit_4to1 is
    signal s_a      : std_logic_vector(1 downto 0);
    signal s_b      : std_logic_vector(1 downto 0);
    signal s_c      : std_logic_vector(1 downto 0);
    signal s_d      : std_logic_vector(1 downto 0);
    signal s_s      : std_logic_vector(1 downto 0);
    signal s_q      : std_logic_vector(1 downto 0);
begin
    --connecting testbench
    uut_mux_2bit_4to1 : entity work.mux_2bit_4to1
        port map(
            a_i      => s_a,
            b_i      => s_b,
            c_i      => s_c,
            d_i      => s_d,
            s_i      => s_s,
            q_o      => s_q
        );
    --Test signal generating
    p_stimuls : process
    begin
        --init. signal
        s_a <= "11";
        s_b <= "11";
        s_c <= "11";
        s_d <= "11";
        --1.st combination
```

```

s_s <= "00";
s_a <= "01";
wait for 100 ns;
s_a <= "10";
wait for 100 ns;
s_a <= "11";
--2.nd combination
s_s <= "01";
s_b <= "01";
wait for 100 ns;
s_b <= "10";
wait for 100 ns;
s_b <= "11";
--3.rd combination
s_s <= "10";
s_c <= "01";
wait for 100 ns;
s_c <= "10";
wait for 100 ns;
s_c <= "11";
--4.th combination
s_s <= "11";
s_d <= "01";
wait for 100 ns;
s_d <= "10";
wait for 100 ns;
wait;
end process p_stimuls;
end architecture testbench;

```

## 🔗 Screenshot



Vstupní signály byly voleny tak, aby funkčnost multiplexoru byla zjevná.

## 🔗 Vivado tutorial

## 🔗 Project creation:

## \*Zadej cestu projektu a vyber RTI jako typ projektu

LAB\_03b - [C:/Users/Ventus/Documents/VivadoDocs/LAB\_03b/LAB\_03b.xpr] - Vivado 2020.2

File Edit Flow

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Template
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

**New Project**

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.

Project name: LAB\_03c

Project location: C:/Users/Ventus/Documents/VivadoDocs

☒ Create project subdirectory

Project will be created at: C:/Users/Ventus/Documents/VivadoDocs/LAB\_03c

< Back Next > Finish Cancel

Sim Time: 1 us

ENG 13:45  
INTL 24/02/2021

LAB\_03b - [C:/Users/Ventus/Documents/VivadoDocs/LAB\_03b/LAB\_03b.xpr] - Vivado 2020.2

File Edit Flow

Flow Navigator

- PROJECT MANAGER
  - Settings
  - Add Sources
  - Language Template
  - IP Catalog
- IP INTEGRATOR
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- SIMULATION
  - Run Simulation
- RTL ANALYSIS
  - Open Elaborated Design
- SYNTHESIS
  - Run Synthesis
  - Open Synthesized Design
- IMPLEMENTATION
  - Run Implementation
  - Open Implemented Design

**New Project**

Project Type

Specify the type of project to create.


- ☒ **RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
  - ☐ Do not specify sources at this time
  - ☐ Project is an extensible Vitis platform
- ☐ **Post-synthesis Project**  
You will be able to add sources, view device resources, run design analysis, planning and implementation.
  - ☐ Do not specify sources at this time
- ☐ **I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.
- ☐ **Imported Project**  
Create a Vivado project from a Synplify, XST or ISE Project File.
- ☐ **Example Project**  
Create a new Vivado project from a predefined template.

< Back Next > Finish Cancel

Sim Time: 1 us


ENG 13:45  
INTL 24/02/2021

\*Vytvoř soubor (*Create file*) a pojmenuj ho. Tím se vytvoří *name.vhd* soubor kódu.



## 🔗 Testbench:

- **File > Add Sources > Add or create simulation > Create file** vytvoříme *name.vhd* soubor testbenche. Zpravidla volíme název jako *tb\_name.vhd*



- Testbench vytvoříš běžným postupem jak ses naučil např. na EDA-Playground.

## 🔗 Simulace:


- Zvolením **\*\* Flow > Run Simulation > Run Behavioral Simulation\*\*** spustíme simulaci (projekt je prvně třeba uložit).

## 🔗 Postprocessor:

- V postprocesoru vidíme průběhy jednotlivých signálů
- Zvětšíme náhled na průběhy a zazoomujeme podle potřeby
- Jednotlivé sběrnice můžeme rozkliknout na signály, můžeme je libovolně podbarvovat, měřit a vizualizovat



- V nastavení simulace je možné zvětšit délku trvání simulace



## ↪ Mapování vstupů:

- **File > Add Sources > Add or create constraints > Create file** vytvoříme *name.xdc* soubor mapování.
- Do souboru mapování vložíme z předdefinovaného [souboru od výrobce](#)
- Odkomentuji ty prvky, které hodlám v programu použít

- Přepiši dané porty, tak aby odpovídali již napsané architektuře

LAB\_03c - [C:/Users/Ventus/Documents/VivadoDocs/LAB\_03c/LAB\_03c.xpr] - Vivado 2020.2

The screenshot displays the Vivado 2020.2 IDE interface during a behavioral simulation. The top menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, View, Run, and Help. The main editor window shows the file `nexus_a7_50T.xdc` with the following content:

```
9
10
11 ##Switches
12 set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { a_i[0] }]; #IO_L24N_T3_R50_15 Sch=sv[0]
13 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { a_i[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sv[1]
14 set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { b_i[0] }]; #IO_L6N_T0_D08_VREF_14 Sch=sv[2]
15 set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { b_i[1] }]; #IO_L13N_T2_MRCC_14 Sch=sv[3]
16 set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { c_i[0] }]; #IO_L12N_T1_MRCC_14 Sch=sv[4]
17 set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { c_i[1] }]; #IO_L7N_T1_D10_14 Sch=sv[5]
18 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { d_i[0] }]; #IO_L17N_T2_A13_D29_14 Sch=sv[6]
19 set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { d_i[1] }]; #IO_L6N_T0_D07_14 Sch=sv[7]
20 set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS18 } [get_ports { s_i[0] }]; #IO_L24N_T3_34 Sch=sv[8]
21 set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS18 } [get_ports { s_i[1] }]; #IO_25_34 Sch=sv[9]
22 #set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sv[10]
23 #set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sv[11]
24 #set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sv[12]
25 #set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sv[13]
26 #set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sv[14]
27 #set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sv[15]
28
```

The left sidebar shows the Flow Navigator with the following structure:

- Design Source
  - mux\_2t
- Constraints (1)
  - constrs\_1
    - nexys
- Simulation Sol
  - sim\_1 (2)
    - tb\_1
    - u1
- Waveform
- Utility Sources

The bottom panel shows the Tcl Console with the following commands:

```
file mkdir C:/Users/Ventus/Documents/VivadoDocs/LAB_03c/LAB_03c.srscs/constrs_1/new
close | open C:/Users/Ventus/Documents/VivadoDocs/LAB_03c/LAB_03c.srscs/constrs_1/new/nexys_a7_50T.xdc w |
```

The status bar at the bottom indicates the simulation time is 1 us and the device is XDC.