

Image source

∂ 1.2. Timing table

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
2 ms	200 000	x"3_0D40"	b"0011_0000_1101_0100_0000"
4 ms	400 000	x"6_1A80"	b"0110_001_1010_1000_0000"
10 ms	1 000 000	x"F_4240"	b"1111_0100_0010_0100_0000"

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
250 ms	25 000 000	x"17D_7840"	b"0001_0111_1101_0111_1000_0100_0000"
500 ms	50 000 000	x"2FA_F080"	b"0010_1111_1010_1111_0000_1000_0000"
1 sec	100 000 000	x"5F5_E100"	b"0101_1111_0101_1110_0001_0000_0000"

② 2. Bidirectional counter


∂ 2.1. Listing of VHDL process

```
p_cnt_up_down : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                        -- Synchronous reset
            s_cnt_local <= (others => '0'); -- Clear all bits
                                 -- Test if counter is enabled
        elsif (en i = '1') then
        -- Direction checking here
            if (cnt_up_i = '1') then
             s_cnt_local <= s_cnt_local + 1;</pre>
            elsif (cnt_up_i = '0') then
             s_cnt_local <= s_cnt_local - 1;</pre>
             end if;
         end if;
    end if;
end process p_cnt_up_down;
```

∂ 2.2. Listing of VHDL testbench process

```
p_reset_gen : process
begin
    s_reset <= '0';
    wait for 5 ns;
    -- Reset activated
    s_reset <= '1';
    wait for 45 ns;
    s_reset <= '0';
    wait;
end process p_reset_gen;</pre>
```

```
-- Data generation process
p_stimulus : process
begin
    report "Stimulus process started" severity note;
    -- Enable counting
    s en <= '1';
    -- Change counter direction
    s_cnt_up <= '1';
   wait for 360 ns;
    s cnt up <= '0';
   wait for 220 ns;
    -- Disable counting
    s en <= '0';
    report "Stimulus process finished" severity note;
    wait:
end process p_stimulus;
```

∂ 3. Top level

∂ 3.1. VHDL instances listing

```
-- Instance (copy) of clock enable entity
clk_en0 : entity work.clock_enable
    generic map( g_MAX \Rightarrow 1000000 )
    port map(
         clk => CLK100MHZ,
         reset => BTNC,
         ce_o => s_en
    );
-- Instance (copy) of cnt_up_down entity
bin cnt0 : entity work.cnt up down
    generic map(g_CNT_WIDTH => 4)
    port map(
    clk => CLK100MHZ,
    reset => BTNC,
    en_i \Rightarrow s_{en}
    cnt_up_i => SW,
    cnt_o => s_cnt
-- Display input value on LEDs
LED(3 downto \Theta) <= s cnt;
-- Instance (copy) of hex_7seg entity
hex2seg : entity work.hex_7seg
    port map(
         hex_i => s_cnt,
         seg_o(6) \Rightarrow CA,
         seg_o(5) \Longrightarrow CB,
         seg o(4) \Longrightarrow CC,
         seg_o(3) \Rightarrow CD,
         seg o(2) \Longrightarrow CE,
         seg_o(1) \Rightarrow CF,
         seg_o(0) \Rightarrow CG
    );
```