


RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

∂ 2.1. FSM State Diagram




∂ 2.2. VHDL sequential process listing

```
elsif (s en = '1') then
    -- Every 250 ms, CASE checks the value of the s_state
    -- variable and changes to the next state according
    -- to the delay value.
    case s_state is
        -- If the current state is STOP1, then wait 1 sec
        -- and move to the next GO_WAIT state.
        when STOP1 =>
             -- Count up to c_DELAY_1SEC
             if (s_cnt < c_DELAY_1SEC) then</pre>
                 s_cnt <= s_cnt + 1;
             else
                 -- Move to the next state
                 s_state <= WEST_G0;</pre>
                 -- Reset local counter value
                 s_cnt <= c_ZER0;</pre>
             end if;
        when WEST_G0 =>
             -- Count up to c_DELAY_4SEC
             if (s_cnt < c_DELAY_4SEC) then</pre>
                 s_cnt <= s_cnt + 1;
             else
                 s_state <= WEST_WAIT; -- move to next state</pre>
                 s_cnt <= c_ZERO; -- reset counter</pre>
             end if:
        when WEST WAIT =>
             -- Count up to c_DELAY_2SEC
             if (s_cnt < c_DELAY_2SEC) then</pre>
                 s_cnt <= s_cnt + 1;
             else
                 s state <= STOP2; -- move to next state
                 s cnt <= c ZERO; -- reset counter
             end if;
        when STOP2 =>
             -- Count up to c DELAY 1SEC
             if (s_cnt < c_DELAY_1SEC) then</pre>
                 s_cnt <= s_cnt + 1;
             else
                 s_state <= SOUTH_GO; -- move to next state</pre>
                 s_cnt <= c_ZER0; -- reset counter</pre>
             end if;
        when SOUTH GO =>
             -- Count up to c_DELAY_4SEC
             if (s_cnt < c_DELAY_4SEC) then</pre>
                 s_cnt <= s_cnt + 1;
            else
                 s state <= SOUTH_WAIT; -- move to next state
                 s_cnt <= c_ZER0; -- reset counter</pre>
            end if;
```

② 2.3. VHDL combinatorial process listing

```
p_output_fsm : process(s_state)
begin
   case s_state is
       when STOP1 =>
           south o <= "100"; -- Red (RGB = 100)
           west o <= "100"; -- Red (RGB = 100)
       when WEST GO =>
           south_o <= "100"; -- Red (RGB = 100)
                               -- GREEN (RGB = 010)
           west o <= "010";
       when WEST WAIT =>
            south o <= "100"; -- RED (RGB = 100)
            west o <= "110"; -- YELLOW (RGB = 110)
       when STOP2 =>
           south o <= "100";
                               -- Red (RGB = 100)
                               -- Red (RGB = 100)
           west_o <= "100";
       when SOUTH_GO =>
           south_o <= "010";
                               -- GREEN (RGB = 010)
           west_o <= "100";
                               -- Red (RGB = 100)
       when SOUTH WAIT =>
           south_o <= "110";
                               -- YELLOW (RGB = 110)
           west o <= "100";
                               -- Red (RGB = 100)
       when others =>
           south_o <= "100";
                             -- Red
           west o <= "100";
                               -- Red
   end case;
end process p_output_fsm;
```


∂ 2.4. Screenshots



∂ 3.1 State table

Actual State	Output west	Output south	No cars	Cars on west	Cars on south
SOUTH_GO	RED	GREEN	SOUTH_GO	SOUTH_WAIT	SOUTH_GO
SOUTH_WAIT	RED	YELLOW	SOUTH_WAIT	SOUTH_WAIT	SOUTH_WAIT
WEST_GO	GREEN	RED	WEST_GO	WEST_GO	WEST_WAIT
WEST_WAIT	YELLOW	RED	WEST_WAIT	WEST_WAIT	WEST_WAIT

∂ 3.2 State diagram



∂ 3.3 VHDL sequential process listing

```
elsif (s en = '1') then
    case s_state is
        -- init state
        when STOP =>
             -- Count up to c_DELAY_1SEC
            if (s_cnt < c_DELAY_1SEC) then</pre>
                 s_{cnt} \le s_{cnt} + 1;
             -- set first direction taking into account to actual cars
             elsif (west_sens_i = '1') then
                 s state <= WEST GO;
                 s_cnt <= c_ZER0;</pre>
             else
                 s state <= SOUTH GO;
                 s_cnt <= c_ZER0;
             end if;
        when WEST GO =>
             -- Count up to c DELAY 4SEC
             if (s_cnt < c_DELAY_4SEC) then --stay in SOUTH_GO for min 4sec</pre>
                 s_cnt <= s_cnt + 1;
             elsif (south_sens_i = '1') then
             --toogle directions only by sensing for cars in south
                 s_state <= WEST_WAIT; -- change state</pre>
                 s_cnt <= c_ZER0; -- reset counter</pre>
             end if;
        when SOUTH GO =>
             -- Count up to c_DELAY_4SEC
             if (s cnt < c DELAY 4SEC) then --stay in SOUTH GO for min 4sec</pre>
                 s_{cnt} \le s_{cnt} + 1;
             elsif (west_sens_i = '1') then
             --toogle directions only by sensing cars in west
                 s_state <= SOUTH_WAIT; -- change state</pre>
                 s_cnt <= c_ZER0; -- reset counter</pre>
             end if;
         when WEST WAIT =>
             -- Count up to c_DELAY_2SEC
             if (s cnt < c DELAY 2SEC) then</pre>
                 s_cnt <= s_cnt + 1;
             else
                 s_state <= SOUTH_GO; -- switch to south</pre>
                 s_cnt <= c_ZER0; -- reset counter</pre>
             end if;
        when SOUTH_WAIT =>
             -- Count up to c DELAY 2SEC
             if (s_cnt < c_DELAY_2SEC) then</pre>
                 s_cnt <= s_cnt + 1;
             else
                 s state <= WEST_GO; -- switch to west
                 s_cnt <= c_ZER0; -- reset counter</pre>
             end if;
        -- treatment of undeclared conditions
```