	MIO							
FSR	l2d	core0	core2	core4	core6	l2d		
	l2b					I2b		
	l2d	00100				l2d		
	l2b					I2b		
	MCU N C	l2t	l2t	l2t	l2t	C MC	CU F S R	
	MCU U				s	1 11	CU R	
	I2b	SII	CCX			l2b		
	I2d				0	l2d		
	l2b	I2t	l2t	l2t	l2t	l2b		
	l2d	core1	core3	core5	core7	I2d		
	DMU					RDP	TDS	
	PEU						<u> </u>	
	PSR	ESR	F	SR	MAC	RTX		