


Multi-Objective Optimization and Multi-Criteria Decision Aid Applied to the Design of 3D-Stacked Integrated Circuits

Doan Nguyen Anh Vu



Thèse présentée en vue de l'obtention du grade de Docteur en Sciences de l'Ingénieur sous la direction des Professeurs **Yves De Smet**, **Dragomir Milojevic** et **Frédéric Robert**

Acknowledgements

Contents

A	cknov	ledgements	i
1	Intr	oduction	1
2	Rev	ew of the literature: Part I: Microelectronics design	3
	2.1	Introduction	3
	2.2	2D architecture and its limitations	3
	2.3	3D integration	5
		2.3.1 Manufacturing technologies	6
		2.3.2 3D-SIC advantages	7
		2.3.3 3D-SIC design challenges	9
	2.4	2.5D-ICs by Xilinx	11
	2.5	Current design flows and their limitations	11
	2.6	Design space exploration tools	13
		2.6.1 2D-IC tools	13
		2.6.2 3D-SIC tools	14
	2.7	Conclusion	16
3	Rev	ew of the literature: Part II: Operations research	17
	3.1	Introduction	17
	3.2	The uni-criterion paradigm	18
		3.2.1 Problem formulation	18
		3.2.2 Examples of typical optimization problems	18
	3.3	From the uni-criterion paradigm to the multi-criteria paradigm	21
	3.4	The multi-criteria paradigm	21
		3.4.1 Problem formulation	21
		3.4.2 Metaheuristics for multi-objective optimization	22
		3.4.3 Multi-criteria decision aid	26
		3.4.4 Preference modelling definitions	27
		3.4.5 Some important multi-criteria methods	28
	3.5	Conclusion	37

iv CONTENTS

4	Pro	blem definition and 3D-stacked integrated circuit model	39
	4.1	Introduction	39
	4.2	Problem definition	40
		4.2.1 Design an IC	40
	4.3	Model and criteria definition	41
	4.4	Design methodology	43
	4.5	Case study and implementation	45
		4.5.1 Description of the case study and modeling	46
		4.5.2 Implementation of the exploration algorithm: NSGA-II	48
	4.6	Results and their use for a designer	56
	4.7	Validation with a more realist case study	57
	4.8	Conclusion	58
5	Rob	oustness of the methodology	59
	5.1	Introduction	59
	5.2	Contribution indicator	60
	5.3	Spread indicator	62
	5.4	Binary ϵ -indicator	63
	5.5	Unary hypervolume indicator	63
	5.6	Density of the Pareto front - gaps in the frontier	65
	5.7	Conclusion	66
6	Res	ults exploitation	67
	6.1	Introduction	67
	6.2	Preference modelling	68
		6.2.1 PROMETHEE model	68
	6.3	How to pertinently represent multi-criteria information	69
	6.4	On the use of a multi-criteria paradigm in microelectronics design .	69
	6.5	Conclusion	70
7	Con	aclusions	71
Bi	bliog	raphy	73

List of Figures

2.1	Moore's law [1]	4
2.2	Trends in transistor gate delay and interconnect delay with IC fabrication technology [2]	5
2.3	Illustration of the wiring properties of a 3D-SIC	6
2.4	Shorter interconnections [3]	8
2.5	Silicon efficiency [3]	8
2.6	Components accessibility [3]	9
2.7	Bandwidth improvement [3]	9
2.8	Schematic illustration of an heterogeneous 3D-SIC (developed by IMEC) [4]	10
2.9	2.5D as a stepping stone to 3D integration [5]	11
2.10	Illustration of the 2.5D integration with a silicon interposer [5]	12
2.11	General classical design flow	12
4.1	Power grid and thermal map of a floorplan (3 tiers)	43
4.2	MCDA-based design methodology for 3D DSE floorplanning	44
4.3	Example of aspect ratio degree of freedom	45
4.4	The use of different manufacturing technologies results in a size variation	45
4.5	Architecture of the 3MF MPSoC platform [6]	46
4.6	General NSGA-II steps	50
4.7	Evolution of the crossover probability as a function of the distance between two solutions	51
4.8	3D view (interconnection length-volume-cost) of the Pareto frontier	56
4.9	IL-cost projection view of the Pareto frontier	57
4.10	IL-cost projection view of the Pareto frontier (with and without as-	7 0
	pect ratio)	58
5.1	Evolution of the contribution indicator	61
5.2	Spread indicator I_c function of the neighborhood parameter σ	62

5.3	Evolution of the unary hypervolume indicator (averaged values compared to the reference set R over time	65
6.1	GAIA plane of the case study	68
6.2	GAIA plane of the case study (criteria axis only)	69

List of Tables

3.1	Data associated with the LP problem	19
3.2	Preference functions	32
4.1	Scenario input matrix example	46
4.2	"Data split scenario" bandwidth requirements	47
4.3	Bandwidth input matrix	47
4.4	Available technologies input matrix example	49
4.5	Output matrix template	49
4.6	First parent, ordered by L column; the line specifies the crossover cut	52
4.7	Second parent, ordered by L column; the line specifies the crossover	
	cut	53
4.8	Possible child, ordered by L column	53
4.9	First parent, ordered by ID column; the line specifies the crossover cut	54
4.10	Second parent, ordered by ID column; the line specifies the crossover	
	cut	54
4.11	Possible child, ordered by ID column	55
5.1	Evolution of the contribution indicator	61
5.2	Evolution of the binary ϵ -indicator (averaged values compared to the	
	reference set R) over time	63
5.3	Comparison of the binary ϵ -indicators for each experiment	64
5.4	Comparison of the binary ϵ -indicators between iterations of the same	
	experiment	64
5.5	Evolution of the unary hypervolume indicator (averaged values com-	
	pared to the reference set R) over time	64
5.6	Hypervolume for each experiment	65

1

Introduction

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feu-

2 Introduction

giat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

Quisque ullamcorper placerat ipsum. Cras nibh. Morbi vel justo vitae lacus tincidunt ultrices. Lorem ipsum dolor sit amet, consectetuer adipiscing elit. In hac habitasse platea dictumst. Integer tempus convallis augue. Etiam facilisis. Nunc elementum fermentum wisi. Aenean placerat. Ut imperdiet, enim sed gravida sollicitudin, felis odio placerat quam, ac pulvinar elit purus eget enim. Nunc vitae tortor. Proin tempus nibh sit amet nisl. Vivamus quis tortor vitae risus porta vehicula.

2

Review of the literature

Part I: Microelectronics design

Chapter abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

2.1 Introduction

2.2 2D architecture and its limitations

In order to continuously improve the performance of integrated circuits (IC), technologists deploy enormous efforts to produce IC manufacturing process that is compelling to follow the well-known Moore's Law (see Fig. 2.1). This empirical




Figure 2.1: Moore's law [1]

law predicts a doubling of the transistors' integration each 18 months and therefore increasing logic capacity of the circuit per unit area.

The improvements of 2D architectures are primarily driven by the reduction of the transistor size. By reducing transistor dimensions, the switching speed is increased thanks to the shorter distance between the source and the drain, implying an improvement of the overall speed of the designs.

However, as the transistor size is decreasing, the observed improvement is also getting smaller. Indeed, a smaller transistor allows higher device density but will slightly decrease the dynamic and increase the total delay (sum of gate and interconnection delays) at the level of the complete circuit. Also, power consumption is increased due to higher leakage and increasing interconnection wire length [7]. In Figure 2.2 is shown the trends in transistor gate delay and interconnect delay with IC fabrication technology where the crossover point represents the interconnect bottleneck [2].

With the miniaturization, quantum effects such as quantum tunnelling will significantly affect how a transistor behave [8].

In addition to these physical aspects, economical considerations that will hinder the IC evolution beyond 20nm have to be taken into account [7,9].




Figure 2.2: Trends in transistor gate delay and interconnect delay with IC fabrication technology [2]

In order to overcome these limitations, new technologies have been proposed such as the carbon nanotubes [10], the nanowire transistors [11], the single-electron transistors [12], but also the 3D-Stacked Integrated Circuits (3D-SIC) proposed by the academic and industrial communities. The latter has been often cited as the most prominent one [3].

2.3 3D integration

Most of the current ICs are designed with electronic components (i.e. transistors) that are planar (although multi-gate transistors, such as finFETs tends to extend in the 3rd dimension) interconnected using up to a maximum of 12 (also planar) wiring (metal) layers per circuit. Those conventional ICs can thus be considered to be two-dimensional (2D)-ICs since the interconnections are predominantly made in a planar fashion [13, 14]. As a major evolution of 2D-ICs, 3D-SICs are designed with multiple traditional 2D-ICs (that are manufactured independently, using standard CMOS technology) that are assembled (stacked) vertically in 3D-tiers. Different 2D circuits communicate between tiers using vertical interconnections that need to connect front side of the chip and the backside, i.e. they need to traverse bulk silicon. These connections can be Through Silicon Vias (TSV), micro bumps (μBump) or copper pads (CuPad) and they can be today manufactured with satisfactory geometrical properties,

namely their diameter, pitch and height, allowing efficient integration of real-world systems [15, 16]. This is shown in Fig. 2.3, where 2 dies, oriented face down are connected. An active component (i.e. logic gate) of the T1 is connected to the T2 using a TSV, back side metallization layer (to enable TSV placement anywhere in the T1 die), and μbump on the top layer of the T2, that is then connected, through a series of metal layers of the T2, to the active component of the top tier (T2).




Figure 2.3: Illustration of the wiring properties of a 3D-SIC

2.3.1 Manufacturing technologies

Several 3D manufacturing technologies have been proposed and have been used to implement complete systems. Among the existing possibilities, four major categories of methods that illustrate 3D integration can be cited [3, 17].

Transistor stacking The transistor stacking consists in creating several transistors level on one substrate. This should be the better way to manufacture 3D circuits although the success rate are currently limited due to thermal issues among the different limitations. The required temperatures to create a layer of high-performance transistors would provoke the destruction of the copper and aluminium already laid down on the previous layer [3].

Chip stacking This methods consists in stacking components that have been designed and tested separately to produce a system-in-package (SiP). The vertically-stacked chips are interconnected with traditional wirings (lateral wire bondings). The principal advantage of this method is an improvement in terms of size. The wirings

are shorter however the components integration density is not increased compared to a 2D system.

Die-on-wafer stacking In this method, known good dies (KGD), which are functional tested chips, are connected to a host wafer containing other KGDs. These KGDs can be interconnected with organic glues, oxide or metal bonding. The wafer and the bonded KGDs are then shaped to create the interconnections. Different substrates can be combined if the required temperature is low enough to minimize non-homogeneous expansion effects.

The die-on-wafer stacking can use interconnections on the edges of the chips or through-die. Depending on the interconnection type, this method can produce a better integration level than the chip stacking, with a better cost per connection ratio and a higher interconnection density, while holding the advantages of the KGDs.

The quality of the stacking depends on the pick-and-place equipment which is used to position the dies on the wafer. The placement accuracy will determine the possible interconnection density. Also, current equipments are supposed to handle fully buffered chips, not naked circuits so it does not provide protection to static discharge.

Wafer-level stacking This methods consists in bonding entire wafers into a stack. The vertical through-wafer connections are made directly trough each substrate to the next wafer and it transistors layer. Similarly to the previous method, the interconnection density rely on the precision of the alignment, which is however currently better than the die-on-wafer stacking. This greater accuracy implies a better cost per connection ratio and a higher interconnection density compared to the die-on-wafer stacking.

The use of mixed substrates is also possible, only limited by the process temperatures. All the processing is done at the wafer level so wafer handling equipments are used. Since these provide protection to static discharge so there is no need to include buffering between the layers. The methods to bind two wafers are the same that are available for the die-on-wafer method.

One drawback to wafer-level stacking is its efficiency, since the chips on a wafer are not all KGDs.

2.3.2 3D-SIC advantages

Interconnection length The 3D integration allows to design circuits with components closer to each other. Wire of a few millimetres long can be replaced by TSV of a few tens of microns, as shown in Fig. 2.4. These shorter interconnections will introduce shorter delays, hence allowing higher working frequencies [3, 18].




Figure 2.4: Shorter interconnections [3]

Silicon efficiency and accessibility Adding a vertical dimension allows to increase the integration density. It is therefore possible to have more logic gates than a 2D-IC for the same footprint, hence a more efficient use of the silicon as shown in Fig. 2.5. For instance, compared to the footprint of a 2D-IC, the 3D-SICs can double the integration for a 50% use of a 2D footprint [3].




Figure 2.5: Silicon efficiency [3]

In addition, the 3D integration allows a better accessibility for the components, as shown in Fig. 2.6. Indeed, for a 2D structure, 8 accessible neighbours can be considered for a central element (Fig. 2.6 (a)), whereas for a 3D structure, the number of accessible neighbours can reach 116 with through-tiers interconnections (Fig. 2.6 (b)) [3].

Bandwidth The use of TSVs on 3D-SIC can significantly increase the bandwidth of a circuit. Indeed, as shown in Fig. 2.7, the interconnections are not only limited to peripheral connections but can also make use of the circuit's surface. At a same working frequencies, this allows more bandwidth while at lower frequencies, the same bandwidth usage will require less power.

Consumption and noise Shorter interconnections generally translates into lower capacitance and inductance parasitics. This means a decrease of the numbers of




Figure 2.6: Components accessibility [3]




Figure 2.7: Bandwidth improvement [3]

repeaters, hence a better consumption, less noise and less jittern hence lower delays and power consumption.

Heterogeneous circuits The 3D technologies allow truly heterogeneous designs. For instance, it is possible to integrate, in addition to traditional digital circuits of different technologies, analogical circuits such as sensors or antennas, as well as power supply, which give 3D-SIC a high degree diversity [19]. The Fig. 2.8 shows a schematic view of a 3D-SIC developed by IMEC for biomedical purposes that contains antennas, DSPs, EEG/ECG sensors, a power supply and solar cells [4].

2.3.3 3D-SIC design challenges

As explained, 3D-SICs offer numerous design perspectives thanks to their advantages. However there are drawbacks that need to be taken into account and that will




Figure 2.8: Schematic illustration of an heterogeneous 3D-SIC (developed by IMEC) [4]

be discussed in the following paragraphs.

Thermal dissipation The power density has increased exponentially over the past decades for the 2D-ICs and it appears that this trend will continue in the near future. As for 3D-SICs, due to their higher component density, they will also be subject to higher power density so thermal management should be considered carefully [3]. A simplified model of thermal dissipation has been developed in this thesis and will presented in Chapter 4.

Cost With the appearance of a new technology, the involvement of a high cost should often be expected. In the case of 3D technology, the cost is currently high due to the lack of infrastructure and the reluctance of manufacturers who do not want to risk to change to new technologies [3].

Design complexity and design software A large number of systems have been implemented using the 2D technologies which means that current tools can cope with 2D design complexity even if they show more and more their limits [9,20]. As for 3D-SICs, the increased complexity can be tackled by developing adapted software [3]. However, to the best of our knowledge, few 3D dedicated software currently exist and they are mainly developed for and owned by particular manufacturers and are based on 2D design tools which does not allow to tackle the complexity of 3D designs integrally.

2.4 2.5D-ICs by Xilinx

Now that the 3D integration has been introduced, let us give some notes that are worth mentioning about the 2.5D-ICs introduced by Xilinx [5]. 2.5D integration can be considered as a stepping stone to 3D design, as illustrated in Figure 2.9. Dies are placed on a silicon interposer where are located the interconnections required to bind the dies, as shown in Figure 2.10. Compared to classical 2D-ICs, this allow higher interconnect density while being less challenging than 3D-SICs in terms of design flow, thermal issues, reliability, testing and cost as the technology is already existing.




Figure 2.9: 2.5D as a stepping stone to 3D integration [5]

In the following section, we will have an overview about these software tools and generally about the design flows used to design integrated circuits.

2.5 Current design flows and their limitations

Design flows are the combination of electronic design automation (EDA) tools used to produce an integrated circuit. These flows can generally be summarized in 4 main steps [21], as shown in Fig. 2.11.

As explained previously, designing ICs implies numerous choices. At the moment, with this growing complexity, the current design flows can already show their limits. For instance, most of the time, the designers will be likely to freeze a certain amount of choices on basis of their experience, and then begin the optimization process with the remaining parameters. This will therefore limit the exploration of the design space and other good solutions may be ignored. In addition, the fixed choices can be questionable since they are based on the designer's experience though they could also be based on more objective facts.

Global view




Figure 2.10: Illustration of the 2.5D integration with a silicon interposer [5]

Detailed view

Specification

2D-IC Physical design

Logical design

Synthesis

Physical design

Partitioning

Place and route

Place and route

Figure 2.11: General classical design flow

The current design flows, which already showed their limits with conventional 2D-ICs, may thus need improvements to be able to deal with the increased complexity of emerging 3D-SICs [9, 20].

2.6 Design space exploration tools

In order to cope with the increasing complexity of integrated circuits and the limitations of the current design flows, numerous tools have been proposed, in particular works about design space exploration (DSE) that have been developed to quickly suggest possible interesting solutions to a designer and speed up the design processes. In this section, we will describe different DSE tools that have been proposed in the literature.

2.6.1 **2D-IC tools**

MILAN The MILAN (Model based Integrated simuLAtioN) framework [22] aims to simplify the optimization and the exploration of design spaces for SoC platforms. This tool works on the component level and allows the users to choose a compromise between the simulation speed and the results accuracy. The exploration and optimization process is done in two phases: first it searches for possible combinations between the architecture, the application and the mapping and second it estimates the performances (power, latency) depending the precision asked by the users.

SoC Architecture Explorer SoC Architecture Explorer [23] is a multi-objective optimization and exploration tool that aims the design of SoC architectures by evaluating the compromises between the footprint and the execution time. The exploration process focuses on the application and the system architecture where the tool analyses the data flow and estimates the data transfers to determine a number of possible architectures.

modeFRONTIER (**ESTECO**) modeFRONTIER [24] is a proprietary development environment developed by ESTECO. It is a multi-objective optimization tool that aims parallel SoC architectures. modeFRONTIER allows to deal with up to one million different design configurations thanks to statistical analysis tools and data mining techniques.

MULTICUBE The MULTICUBE project (MULTI³) [25,26] is a European project started in 2008 and dedicated to the multi-objective exploration of MPSoC architectures for multimedia embedded systems. The aims is to developed a framework that

allows a quick and automated exploration of the design space to improve the performances of a MPSoC with metrics such as power, latency, computing performance, bandwidth, QoS, etc. This project is based on several heuristics and optimization algorithms that reduce the exploration time and allow a quick selection of the best solutions of a Pareto-optimal frontier. In addition, MULTICUBE also aims to define an application-oriented framework based on the results of the multi-objective exploration to optimize the resources allocation and the tasks scheduling of the applications. The exploration is done at the system level, using the SystemC language. The project includes proprietary and open-source tools whose development targets the industry. Among the developed prototyping tools, Multicube explorer and Multicube-SCoPE can be cited.

Multicube Explorer Multicube Explorer [27] is a design space exploration framework for supporting platform-based design. This tools allows a fast optimization of a system with objective functions such as power, delays, surface, etc. by means of a system simulator. Multicube explorer proposes several multi-objective optimization methods that aim to propose the best compromises.

Multicube-SCoPE Multicube-SCoPE [28] is an evolution of the SCoPE tool [29] oriented to design space exploration. It is a fast system performance and power simulator providing metrics associated with a system in order to drive the DSE process.

2.6.2 3D-SIC tools

DSE for 3D-stacked DRAMs by Weis *et al.* Design space exploration for 3D-stacked DRAMs has been developed by Weis *et al.* [30]. They defined a 3D-DRAM based on a SystemC model with a 3D channel controller and also considered a wiring model for the TSVs. The used metrics are area, performance and energy efficiency evaluated for different DRAM architectures and technologies. 3D thermal issues has been kept out of the scope of the study. The simulation results allowed them to have a trade-off analysis of horizontal wirings against vertical wirings in terms of energy and cell efficiency. They could show quantitatively how a 3D-DRAM can perform better than a classical DRAM.

Observation This work is really interesting as it shows the stakes of using the 3D technology for DRAM. However, since it is based on DRAMs, the tools work with a memory structure that is repeated in the 3D-DRAM, which does not take into consideration more heterogeneous architectures. Also, only trade-off analyses are performed, which does not give a more global multi-criteria insight of the results as it will be illustrated in Chapter 3.

DSE for 3D architecture and DSE for 3D integrated circuits by Xie *et al.* Design space exploration for 3D architecture and design space exploration for 3D integrated circuits are two works proposed by Xie *et al.* [31,32]. In the first study, they combine several tools to perform a DSE:

- for the 3D cache partitioning, two strategies have been proposed at the subarrays granularity level
- the area, the delay and the energy of a 3D cache are assessed following a cost function
- 3DCacti, a tool developed to explore various 3D partitioning options of caches
- thermal-aware 3D floorplanning based on simulated annealing

With the DSE, they are able to propose different possible architectures for 3D microprocessor design by performing trade-off analyses of the criteria. The second study is an extension where a cost analysis is added.

Observation These works seem to be among the most integrated study in the literature with cache partitioning and microprocessor floorplanning, and considering several criteria including thermal issues. However, the partitioning and the floorplanning are separated while a more 3D approach should consider both dimensions simultaneously. Also, the criteria are aggregated with a cost function which can lead to inconsistency as it will be explained in Chapter 3 and only trade-off analyses are performed.

Automated design flow for 3D microarchitecture evaluation by Cong *et al.* An automated design flow for 3D microarchitecture evaluation has been proposed by Cong *et al.* [33]. They propose an evaluation flow for performance assessment and thermal management. This allows them to perform thermal-aware 3D floorplanning.

Observation This work is worth mentioning as it proposes a quick way to evaluate temperature issues. However, it only deals with the thermal criterion.

PathFinding flow The PathFinding flow is a project led by IMEC and Milojevic *et al.* in collaboration with Atrenta [34, 35]. The aim of this work is to be able to produce a specification for the architecture and for the technology with assessment of performance, power and cost. The methodology is divided in 3 steps:

- 1. 3D system level design exploration with a rough estimation of the performance, power and cost parameters. The designer will be able to focus on the 2D design issues while manually considering the 3D specificities.
- 2. RTL (Register Transfer Level) elaboration, which links the system level to the physical design by producing RTL models.

 3D physical design prototyping, which allows fast exploration of the physical design impact of alternative design/technology options on the performance, power and cost parameters.

Observation This work is also among the most integrated study in the literature. However, the criteria optimization is done following a uni-criterion approach which does not allow to explore quickly several possibilities.

2.7 Conclusion

To the best of our knowledge, all these tools use a uni-criterion approach or deal with a limited set of criteria while performing only trade-off analyses from a Pareto front. The goal of this research is to show that a more multicriteria-oriented optimization could be more suitable to take into account the many aspects of a design and provide more information.

In the next chapter, we will describe a short overview of the tools coming from the operations research that will allow to take into account multiple criteria simultaneously.

3

Review of the literature

Part II: Operations research

Chapter abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

3.1 Introduction

In this chapter, we briefly present the basics of multi-objective optimization and multi-criteria decision aid, in order to justify our choice to use such a paradigm. As stated in Chapter 2, the 3D integration can offer new perspectives but designing 3D-SICs includes two major distinctive features: multiple criteria and a huge number of possible solutions. When facing such problems, two main methods exist: the uni-

criterion paradigm and the multi-criteria paradigm. For optimization problems, these paradigm will refer to the terminology mono-objective/multi-objective optimization while for decision aid, the terminology uni-criterion/multi-criteria will be used.

In the following, we will briefly describe each paradigm, showing some of the main approaches alongside illustrative examples. We will first present the uni-criterion methodology, show why it can be limited in our contect and explain why a multi-criteria paradigm can be more suitable.

3.2 The uni-criterion paradigm

3.2.1 Problem formulation

An optimization problem can be formulated, without loss of generality, as [36]

$$\min f(x) \\
x \in A$$
(3.1)

where f is a real-valued function evaluating the solutions denoted x, and A is the set of solutions, f is also called the *criterion* on which x is evaluated. Let us note that the equation 3.1 expresses a *minimization* problem. A *maximization* problem can be seen as a minimization problem with the identity

$$\max_{x \in A} f(x) = -\min_{x \in A} (-f(x))$$

so that there is no loss of generality by using only *minimization* formulation.

In order to give a more precise idea of what an optimization problem is, we will describe in the next section some typical examples taken from the reference book [36, 37].

3.2.2 Examples of typical optimization problems

Linear programming

Linear programming (LP) is a problem formulation where the aim is to optimize a linear function, subject to linear inequality constraints. This can be formulated as follows:

$$\min \mathbf{c}^{\mathsf{T}} \mathbf{x} \tag{3.2}$$

subject to

$$A\mathbf{x} \leq \mathbf{b}$$

 $\mathbf{x} > \mathbf{0}$

where x is a vector of continuous, integer or boolean variables to be determined, c and b are vectors of coefficients, A is a matrix of coefficients.

Efficient exact methods for solving LP problem exist such as, among the most knowns, the simplex algorithm [38] or the interior point method [39].

Example 3.1 (Linear programming). A given company produces two electronic boards $Board_1$ and $Board_2$ based on two kinds of memories M_1 and M_2 . The objective consists in finding the most profitable product mix, given the availability of each memory M_1 and M_2 , and for each board $Board_i$ the used amount of memories and the profit, as shown in Table 3.1. The decision variables are x_1 and x_2 that represent respectively the amount of $Board_1$ and $Board_2$. The objective is to maximize the profit. The problem can be formulated as an LP:

$$max \ profit = 5x_1 + 4x_2$$

subject to the constraints

$$\begin{array}{rcl}
192x_1 + 128x_2 & \leq & 1024 \\
32x_1 + 64_x 2 & \leq & 192 \\
x_1, x_2 & \geq & 0
\end{array}$$

Table 3.1: Data associated with the LP problem

	Usage for Board ₁	Usage for Board ₂	Availability
M_1	192	128	1024
M_2	32	64	192
Profit per unit	€5	€4	

Integer linear programming

Integer linear programming deals with linear problems where the variables are restricted to be integers:

$$\min \mathbf{c}^{\mathsf{T}} \mathbf{x} \tag{3.3}$$

subject to

$$A\mathbf{x} \le \mathbf{b}$$
$$\mathbf{x} \ge \mathbf{0}$$
$$\mathbf{x} \in \mathbb{N}$$

where c and b are vectors and A is a matrix of coefficients.

When the decision variables are both discrete en continuous, the problem refers to **mixed integer programming** (MILP).

Other particular ILP problems which deals with variables that are restricted to be either 0 or 1 are called **0-1 linear programming**.

Example 3.2 (Travelling salesman problem (TSP) [37]). This is one of the most known optimization problem. It can be formulated as follows: given n cities and the distance between each pair of cities, we have to find the shortest tour that visits each city once and returns to the origin city. This problem can be formulated as an ILP problem.

Let d_{ij} be the distance between the city i and the city j, S be the set of solutions (tours) and define:

$$x_{ij} = \begin{cases} 1 & \text{if the path goes from city } i \text{ to city } j \\ 0 & \text{otherwise} \end{cases}$$

The ILP formulation is then:

$$\min \sum_{i=0}^{n} \sum_{j=0, j \neq i}^{n} d_{ij} x_{ij}$$

s.t.

$$\sum_{i=0, i\neq j}^{n} x_{ij} = 1 \qquad j = 0, \dots, n$$

$$\sum_{j=0, j\neq i}^{n} x_{ij} = 1 \qquad i = 0, \dots, n$$

$$\sum_{i\in S, j\notin S} x_{ij} \ge 1 \qquad \forall S \subset \{1, \dots, n\}$$

$$0 \le x_{ij} \le 1 \qquad \forall i, j$$

$$x_{ij} \in \mathbb{N} \qquad \forall i, j$$

Non-linear programming

Non-linear programming (NLP) models deal with mathematical problems where some of the constraints and/or the objective function are non linear:

$$\min f(x) \tag{3.4}$$

where

$$f: \mathbb{R}^n \to \mathbb{R}$$
$$x \in \mathbb{R}^n$$

subject to

$$q_i(x) \le 0, i \in J = 1, \dots, m$$

where $g_i: X \to \mathbb{R}^n$ are the inequality constraints.

NLP are generally more difficult to solve than LP [37] and metaheuristics (see Section 3.4.2) are commonly used to solve this class of problems.

3.3 From the uni-criterion paradigm to the multi-criteria paradigm

With a uni-criterion paradigm, the optimization of one criterion is generally performed while considering that this single criterion synthesizes all the characteristics of the problems or that the other criteria already satisfy an acceptable level. This methodology will try to give a solution which is supposed to be optimal according to this criterion. However, most problems encountered in the field of IC design, and more generally in other industrial fields, contains several conflicting criteria as it will be illustrated in Chapter 4. Finding a solution that simultaneously optimizes all the criteria is only possible in rare cases and if optimality can be reached.

For instance, when designing ICs, a manufacturer will try to simultaneously maximize the performance while minimize the cost of the circuit. However, we can already guess that those two objectives are conflicting. Also, producing high-end ICs can be subject to more difficulties in terms of thermal dissipation. In addition, a criterion based on ecological standards may have impacts on the cost and the performance of an IC.

This example shows that a uni-criterion approach cannot always be applied since there is no achievable optimum as several criteria have to be simultaneously taken into account. A solution that optimizes one criterion will likely to affect another.

In order to deal with the multiple criteria of a problem, another paradigm consists in taking into account all the criteria simultaneously. This is the aim of the multicriteria paradigm which aim to:

- 1. find the solutions that are efficient on all the criteria simultaneously with the multi-objective optimization;
- 2. provide support to a decision maker facing several conflicting solutions with multi-criteria decision aid (MCDA) that allows to highlight such conflicts and therefore obtain a compromise with a transparent process.

3.4 The multi-criteria paradigm

3.4.1 Problem formulation

A multi-criteria problem can be formulated without loss of generality as follows [36]:

$$\min\{f_1(x), f_2(x), \dots, f_m(x)\}$$

$$x \in \mathcal{A}$$
(3.5)

where $\{f_1(x), f_2(x), \dots, f_m(x)\}$ is a set denoted \mathcal{F} of m evaluation criteria that needs to be minimized and x is a solution of the set $\mathcal{A} = \{a_1, a_2, \dots, a_n\}$.

As explained in Section 3.3, an optimal solution can be impossible to find for a multi-criteria problem. However, compromise solutions can exist and in order to identify them, a dominance relation has been defined [36]:

Definition 3.3 (Dominance). A solution a_1 dominates a solution a_2 if:

- a_1 is as least as good as a_2 on all criteria;
- a_1 is strictly better than a_2 on at least one criterion.

From this dominance relation, it is then possible to filter the solutions in order to keep only the non-dominated ones. This set of *efficient* solutions is called the Pareto frontier. Let us note that the *efficient* solutions refer to the decision space while the Pareto frontier refers to the evaluation space.

Two approaches can be used to establish this set [40]:

- Exact methods which aims to compute the Pareto frontier directly [41,42].
- Approximate methods which are based on metaheuristics to quickly explore the solution space and approach as best as possible the Pareto optimal frontier [37].

As explained in Chapter 2, designing 3D-SICs includes a huge solution space to deal with in the optimization process. The solution (that is to say the most-suitable 3D-SIC architecture) is unknown and an exhaustive search would take a prohibitive time. Also, due to the nature of the criteria (discrete and continuous variables, linear and non-linear criteria) that will be defined in Chapter 4, we have few hopes to be able to develop an exact method. For those reasons, approximate methods with metaheuristics for multi-objective optimization will be used. Let us also remind that the aim of this thesis is to show the applicability of a multi-criteria paradigm to the design of 3D circuits. Therefore developing exact methods has been kept out of the scope of this work.

3.4.2 Metaheuristics for multi-objective optimization

Metaheuristics are a family of approximate optimization methods. They aim to provide "acceptable" solutions in reasonable time for solving complex problems [37]. As stated previously, the optimal solution of a multi-objective optimization problem (MOP) is not a single solution but a set of solutions defined as Pareto optimal solutions. The main goal is therefore to obtain this set.

In our study, due to the heterogeneous nature of the criteria, there are few hopes to find the exact Pareto optimal solutions. In such cases, metaheuristics are commonly used and the goal is then to find an approximation of this set. Two properties has to be respected in order to ensure good approximations: convergence to the Pareto optimal front and uniform diversity. The first property allows to have solutions that are closed to the Pareto set whereas the second property shows a good distribution around the Pareto front.

Numerous metaheuristics have been developed since the 50s. Among the most known, let us cite genetic algorithm [43], scatter search [44], simulated annealing [45], tabu search [46], memetic algorithms [47] and ant colony optimization [48].

In this work, we will focus on genetic algorithms (GA) as they are quick to implement for a first approach and are suitable to heterogeneous variables problems. More details about other metaheuristics can be found in reference books such as [37,49,50].

General description of genetic algorithms

Genetic algorithms have been developed by Holland in the 1970s [43]. They are metaheuristics that reproduce the properties of a natural selection process as described by Charles Darwin. GAs are based on the principle of the improvement of the gene pool of a population over generations. GAs will mimic the natural evolution with techniques such as selection, crossover and mutation. In the following, we will briefly describe the general methodology of a GA without considering a multi-objective case since the key steps are similar. Afterwards, we will describe one of the most popular multi-objective genetic algorithms: NSGA-II (Non-dominated Sorting Genetic Algorithm).

Genetic algorithms rely on a population that is evolved toward better solutions or individuals. The evolution is an iterative process and starts usually with a randomly-generated solutions. At each iteration, every individual is evaluated to define its fitness. The fitter ones are more likely to be selected for genetic modifications (crossover and possibly mutation). The produced solutions constitutes the new generation that will be used for the next iteration. The algorithm is commonly terminated when a maximum number of generations has been produced or when a certain fitness level has been satisfied. The general pseudo-code for genetic algorithms is shown in Algorithm 1.

Algorithm 1: General pseudo-code for genetic algorithms

- 1 CHOOSE initial population;
- 2 EVALUATE each individual's fitness;
- 3 repeat
- 4 SELECT parents;
- 5 CROSSOVER pairs of parents;
- 6 MUTATE the resulting offspring;
- 7 EVALUATE the new candidates;
- SELECT individuals for the next generation;
- 9 until TERMINATION CONDITION satisfied;

Representation of a solution The representation or encoding of a solution is called a chromosome and depends on the problem. Several examples of problems show binary encodings however, in our study we will use a real-valued matrix that will be detailed in Chapter 4. Nevertheless, without loss of generality, we will illustrate the principles of a genetic algorithm by using binary-coded solutions.

Initialization Initially many solutions are generated, usually randomly to form the initial population. Depending on the problem, the generation of the initial population can be guided (seeded) to areas where optimal solutions are likely to be found.

Selection The selection is a stochastic process usually planned so that the fitter solutions have a higher probability of being selected. This aims to ensure the convergence of the algorithm.

In particular, one can mention the roulette wheel selection method where the fitness level is used to associate a probability of selection to each candidate. If f_i is the fitness of the individual i, its probability to be selected is $p_i = \frac{f_i}{\sum_{j=0}^n f_j}$ where n is the number of individuals in the population.

Crossover Once a pair of individuals has been selected, they will be crossed-over. Typically, two children are created from each set of parents. One method of crossover (one-point crossover) will be explained here but other approaches exists []. A random crossover point will be selected on both parents. Beyond that point, the data will be swapped with the information of the other parent as show in Example 3.4.

Example 3.4 (Crossover example). Let us consider two individuals x and y of the population:

$$x = 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0$$

 $y = 1 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$

If the randomly-chosen crossover point is 2 then the obtained offspring is:

$$x' = 0 \quad 1 \mid 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$$

 $y' = 1 \quad 1 \mid 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0$

Mutation Mutation is a genetic operation used to ensure diversity in the generated populations. It changes one or more information in the chromosome of an individual. This alteration depends on how the solution is encoded. If it is a bit string, the most common operation is to apply a bit flip (see Example 3.5) while for float chromosomes, new values can be generated following user-defined rules (see detailed illustration in Chapter 4).

Example 3.5 (Mutation example). Let us consider one individual x' of the population:

$$x' = 0 \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$$

If the randomly-chosen mutation point is 3 then x' becomes:

$$x' = 0 \quad 1 \quad \boxed{1} \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$$

Termination The generational process is repeated until a termination condition has been encountered. Common conditions are:

- a certain level of fitness reached;
- fixed number of generations reached;
- simulation elapsed time reached;
- no better results produced after several generations.

Multi-objective genetic algorithm: NSGA-II

While the original genetic algorithms have been developed for mono-objective purposes, they have also been extended to multi-objective optimization and among the most known, one can cite NSGA-II.

NSGA-II stands for Non-dominated Sorting Genetic Algorithm and has been developed by Deb [51] to provide a multi-objective version for genetic algorithms. It is an evolution of the original NSGA proposed in [52]. NSGA-II follows the same steps as a classical GA and additionally implements techniques, particularly in the selection step, to take into account several objectives simultaneously.

NSGA-II selection The selection is based on the Pareto dominance principle, particularly the Pareto rank which allows to sort all the solutions of a set following an extended Pareto principle and the crowding distance which estimates how dense the surrounding of a solution is.

Definition 3.6 (Pareto rank [51]). From a given pool of solutions, the Pareto optimal ones are of rank 1. For the higher ranks the following process is repeated iteratively: to find the solutions of rank $i \geq 2$, the solutions of rank i - 1 are removed and the Pareto solutions from this subset are of rank i.

Definition 3.7 (Crowding distance [51]). The crowding distance is a measure of the density of solutions surrounding a particular point in the population. It is computed by taking the average distance of the two points on either side of this point along each of the objectives (see. Algorithm 2).

Algorithm 2: Crowding distance for the set of solutions A

```
1 l = |A|;
2 foreach i do
3 | set A[i]_{distance} = 0;
4 end
5 foreach objective m do
6 | A = \text{sort}(A, m);
7 | A[1]_{distance} = A[i]_{distance} = \infty;
8 | for i = 2 to (l - 1) do
9 | A[i]_{distance} = A[i]_{distance} + (A[i + 1] \cdot m - A[i - 1] \cdot m)
10 | end
11 end
```

The number of solutions per generation is fixed as constant. Between two solutions with different Pareto ranks, the lower rank will be preferred. Otherwise, if both solutions have the same Pareto rank then the one located in a lesser crowded region will be preferred.

3.4.3 Multi-criteria decision aid

Once the Pareto frontier is obtained or approximated, the compromise solutions can be found by establishing a preference model of the decision maker facing several conflicting solutions. Those models can be classified into three broad categories [40, 53] whose methods will be detailed in Section 3.4.5:

- 1. Aggregation methods: numerical scores are calculated by aggregating the criteria to determine the level of preference for a solution. The most known aggregation methods are the Multi-Attribute Utility Theory (MAUT) [54] and the Analytic Hierarchy Process [55].
- 2. *Interactive methods*: it is a sequential process composed by alternating computation steps and dialogue with the decision maker. A first compromise is

submitted to the decision maker who can accept or deny it. If the solution is denied, the DM can give extra information (e.g. releasing a constraint) about his preferences (dialogue) and a new solution can be calculated, so a new decision process begins. Otherwise, no better solution can be found and the process stops. Among the most known interactive methods, the STEP Method (STEM) [56] or the Satisficing Trade-Off Method (STOM) [57] can be cited

3. *Outranking methods*: the solutions are compared pairwise which enables the possibility to identify the relationship between the solutions. This shows the preference for a solution in comparison to another one. PROMETHEE [58] and ELECTRE [59] are among the most known outranking methods.

Generally, the purpose of MCDA is to provide answers for three main problematic [60]:

- 1. The choice problematic $(P.\alpha)$: the aid aims the selection of a small number of good solutions in such way that one or several compromise solutions can be chosen.
 - **Example 3.8.** In circuit design, the objective would be to choose the best compromise CPU in terms of performance and price.
- 2. The sorting problematic $(P.\beta)$: the aid aims the assignment of each solution to a predefined (ordered) category.
 - **Example 3.9.** Depending on performance, price, radiation resistance, thermal operational range, electronic components can be sorted for commercial, industrial or military and spatial purposes.
- 3. The ranking problematic $(P.\gamma)$: the aid aims the complete or partial preorder of all the solutions.
 - **Example 3.10.** With a preorder for CPUs based on an assessment of their performance, it is possible to associate a price to each processor depending on their ranking.

3.4.4 Preference modelling definitions

Before introducing some important MCDA methods, let us first define some definitions about preference modelling in order to ease the understanding of the following sections.

When modelling the decision maker's preferences, three binary relations which result from the comparison of two alternatives a_i and $a_j \in \mathcal{A}$ are defined [40]:

$$\begin{cases} a_i P a_j & \text{if } a_i \text{ is prefered to } a_j \\ a_i I a_j & \text{if } a_i \text{ is indifferent to } a_j \\ a_i R a_j & \text{if } a_i \text{ is incomparable to } a_j \end{cases}$$
(3.6)

These relations translate situations of preference, indifference and incomparability and it can be assumed that they satisfy the following properties:

$$\forall a_i, a_j \in \mathcal{A} \begin{cases} a_i P a_j \Rightarrow a_i \neg P a_j : : P \text{ is asymmetric} \\ a_i I a_i : I \text{ is reflexive} \\ a_i I a_j \Rightarrow a_j I a_i : I \text{ is symmetric} \\ a_i \neg R a_i : R \text{ is irreflexive} \\ a_i R a_j \Rightarrow a_j R a_i : R \text{ is symmetric} \end{cases}$$
(3.7)

Intuitively:

- aPb corresponds to the existence of clear and positive reasons that justify significant preference in favour of a
- alb corresponds to the existence of clear and positive reasons that justify equivalence between the two alternatives
- aRb corresponds to an absence of clear and positive reasons that justify any of the two preceding relations

3.4.5 Some important multi-criteria methods

Multi-Attribute Utility Theory

Multi-Attribute Utility Theory (MAUT) has been introduced by Fishburn [61] and Keeney and Raiffa [62]. This method belongs to the family of aggregation methods that consist in substituting the initial multi-criteria problem

$$\min\{f_1(x), f_2(x), \dots, f_m(x) | x \in \mathcal{A}\}$$
 (3.8)

the following uni-criterion problem:

$$min\{U(x)|x\in\mathcal{A}\}\tag{3.9}$$

where U(x) is called the utility function that aggregates all the criteria to a single criterion:

$$U(x) = U[f_1(x), f_2(x), \dots, f_m(x)]$$
(3.10)

One of the most used utility function is the weighted sum:

$$U(x) = \sum_{j=1}^{m} w_j f_j(x)$$
 (3.11)

where w_j is the weight associated to the criterion j.

With this utility function, it is then possible to compute an aggregated score for each solutions and rank them in order to choose among the best ones.

MAUT has been applied in numerous cases and developments have been provided to axiomatize this method and justify its use [54].

Analytical Hierarchy Process (AHP)

Analytical Hierarchy Process (AHP) has been developed by Saaty [55]. This multi-criteria method is based on mathematics and psychology and allows to face structurally complex choices by decomposing the problem in several sub-problems that can be analysed independently and are easier to understand. Similarly to PROMETHEE and ELECTRE, AHP proceeds by making pairwise comparisons of the alternatives, but on basis of a ordinal scale from 1 to 9. Indeed, one of the distinctive features of this methods is to build a matrix by asking the decision maker to compare all pairs of alternatives and criteria. Therefore, the input for AHP is not an evaluation table but the DM's preference matrix. The normalized right-hand eigenvector of this matrix is then used to compute the score associated to each alternative and the weight associated to each criterion.

In order to illustrate AHP, we will give more details on a particular case where only the criteria are compared. The decision maker will make pairwise comparisons and give an ordinal scale of preference for the criteria. The following matrix can be obtained:

$$A = \begin{pmatrix} 1 & a_{12} & \dots & a_{1j} & \dots & a_{1m} \\ \frac{1}{a_{12}} & 1 & \dots & a_{2j} & \dots & a_{2m} \\ \vdots & & & & & \\ \frac{1}{a_{1j}} & \frac{1}{a_{2j}} & \dots & a_{ij} & \dots & a_{im} \\ \vdots & & & & & \\ \frac{1}{a_{1m}} & \frac{1}{a_{2m}} & \dots & a_{im} & \dots & 1 \end{pmatrix}$$
(3.12)

where a_{ij} is expresses the relative importance of the criterion i over the criterion j.

From this matrix, AHP uses a method based on eigenvector to extract the related weights of each criterion that can be used, for instance, as input data for MAUT in a weighted sum.

A comparison matrix is said to be consistent if $a_{ij}a_{jk} = a_{ik} \forall i, j, k$. However, consistency cannot always be reached and AHP's developers have defined a Consistency Index (CI):

$$CI = \frac{\lambda_{max} - m}{m - 1} \tag{3.13}$$

where λ_{max} is the largest eigenvalue of the matrix and m is the matrix size.

This Consistency Index is then compared to Random (consistency) Index (RI) which are considered to be appropriate CIs. These RIs are obtained by randomly generating matrices and taking the average CI values.

A Consistency Ratio (CR) then is defined:

$$CR = \frac{CI}{RI} \tag{3.14}$$

If the value of the Consistency Ratio is lower or equal to 10%, the inconsistency is considered to be acceptable. Otherwise, the decision maker has to revise judgements.

STEP Method (STEM)

The STEP Method has been proposed by Benayoun [56]. STEM is an interactive and iterative exploration procedure that aims to reach the best compromise according the decision maker after a certain number of cycles. Each cycle is composed of a calculation phase and a decision-making phase (discussion with the decision maker):

- 1. An efficient compromise solution is determined.
- 2. This solution is submitted to the decision maker. Three cases can then happen:
 - (a) The decision maker is satisfied and the procedure ends;
 - (b) The decision maker wants to simultaneously improve all the evaluations. This is impossible since the proposed solution is efficient. The procedure ends and cannot help the decision maker.
 - (c) The decision maker identifies a particular criterion on which a concession can be made in order to improve other criteria. A new efficient solution can then be determined.
 - (d) This new solution is submitted. Go to step 2a.

Satisficing Trade-Off Method (STOM)

The STOM method has been proposed by Nakayama [57]. Similarly to STEM, it relies on a discussion with the decision maker but is based on the setting of an ideal point defined as follows:

Definition 3.11 (Ideal point). The ideal point
$$f^* = (f_1^*, f_2^*, \dots, f_m^*)$$
 is defined such that $f_i^* = \min\{f_i(x), \forall i = 1, 2, \dots, m, \forall x \in \mathcal{A}\}.$

The ideal point possesses as coordinates the best values that can be achieved for each criterion separately.

STOM can be summarized in four steps:

- 1. The first step is to set the ideal point.
- 2. Then the aspiration level for each criterion is asked to the decision maker; this is the reference point for each criterion of the decision maker.
- 3. A Pareto solution nearest to the aspiration level is determined.
- 4. This solution is submitted to the decision maker. If it is satisfactory, the procedure ends. Otherwise, the decision maker is asked to trade off to define another aspiration level. Go to step 3.

The PROMETHEE methods

PROMETHEE (Preference Ranking Organisation METHod for Enrichment Evaluations) has been initiated by Brans [58] and developed with Mareschal [63] and Vincke [64]. In this section, we will only describe the basics of PROMETHEE. More details can be found in [65].

The PROMETHEE methods are based on the three following steps:

- Enriching the preference structure: a preference function is introduced.
- Enriching the dominance relation: a valued outranking relation is determined.
- Decision aid: the valued outranking relations are exploited.

1. Preference function

Since the dominance relation is really poor (binary relation), a preference function $P_k(a_i,a_j)$ will be introduce to enrich it. This function gives the preference degree of an alternative a_i over an alternative a_j with respect to the function $d_k(a_i,a_j)=f_k(a_i)-f_k(a_j)$ which is the difference between the evaluation of a_i and a_j for the criterion k, assuming a non decreasing function.

Consequently, it is therefore possible to define several types of preference functions based on preference (P) or indifference (Q) thresholds, as shown in Table 3.2. Below the indifference threshold, the decision maker will consider having no preference while above the preference threshold, the decision maker will have no more difference in its preference.

2. Valued outranking relation

Multi-criteria preference index

The multi-criteria preference index is defined as follows:

$$\pi(a_i, a_j) = \sum_{k=1}^{m} P_k(a_i, a_j) . w_k, \forall i \neq j \text{ with } \sum_{k=1}^{k} w_k = 1$$
 (3.15)

where $w_k > 0, k = 1, 2, ..., m$ are the weights on each criterion. $\pi(a_i, a_j)$ represents a measure of the preference of a_i over a_j on all the criteria.

Let us note the following properties of the preference index:

$$\pi(a_i, a_i) = 0 \tag{3.16}$$

$$0 < \pi(a_i, a_i) \tag{3.17}$$

$$\pi(a_i, a_j) + \pi(a_j, a_i) \le 1$$
 (3.18)

Outranking flow

An "outranking flow" is then defined on the basis of the preference index. That allows to compare alternatives with each others. Three types of flow are formulated:

Strict preference Usual $d_k(a_i, a_j)$ $P_k(a_i, a_i)$ Q: indifference threshold U-shape $P_k(a_i, a_j)$ V-shape P: preference threshold Q: indifference threshold P: preference threshold Level Q: indifference threshold Linear P: preference threshold S: preference threshold Gaussian

Table 3.2: Preference functions

- The positive outranking flow: $\phi^+ = \frac{1}{n-1} \sum_{j \neq i} \pi(a_i, a_j)$. This flow expresses how a_i outranks all the other alternatives.
- The negative outranking flow: $\phi^- = \frac{1}{n-1} \sum_{j \neq i} \pi(a_j, a_i)$. This flow expresses how a_i is outranked by all the other alternatives.
- The net flow: $\phi(a) = \phi^+(a_i) \phi^-(a_i)$. This flow expresses the balance between the positive and negative flows of a_i

Let us note the following properties for these flows:

$$\phi^+, \phi^- \in [0; 1] \tag{3.19}$$

$$\phi \in [-1; 1] \tag{3.20}$$

Based on these flows, the PROMETHEE methods will establish an outranking.

3. PROMETHEE I

The positive and negative flows allow to sort the alternatives of A. Let (S^+, I^+) and (S^-, I^-) be the two complete pre-orders obtained from these flows:

$$\begin{cases} a_i S^+ a_j \Leftrightarrow \phi^+(a_i) > \phi^+(a_j) \\ a_i I^+ a_j \Leftrightarrow \phi^+(a_i) = \phi^+(a_j) \end{cases}$$
(3.21)

This means that the higher the positive flow is, the better the alternative.

$$\begin{cases} a_i S^- a_j \Leftrightarrow \phi^-(a_i) < \phi^-(a_j) \\ a_i I^- a_j \Leftrightarrow \phi^-(a_i) = \phi^-(a_j) \end{cases}$$
(3.22)

This means that the lower the negative flow is, the better the alternative.

PROMETHEE I establishes a partial ranking by taking the intersection of these two pre-orders:

$$\begin{cases}
a_i P^{(1)} a_j \Leftrightarrow \begin{cases}
a_i S^+ a_j \text{ and } a_i S^- a_j \\
a_i S^+ a_j \text{ and } a_i I^- a_j \\
a_i I^+ a_j \text{ and } a_i S^- a_j
\end{cases} \\
a_i I^{(1)} a_j \Leftrightarrow a_i I^+ a_j \text{ and } a_i I^- a_j \\
a_i R^{(1)} a_j \text{ otherwise}
\end{cases} (3.23)$$

where $(P^{(1)},I^{(1)},R^{(1)})$ represent respectively the preference, the indifference and the incomparability in PROMETHEE I.

- $a_i P^{(1)} a_j$ (" a_i is preferred to a_j "): a_i is simultaneously better and less worse than a_j .
- $a_i I^{(1)} a_j$ (" a_i " and a_j are indifferent"): a_i is neither better nor worse than a_j .

— $a_i R^{(1)} a_j$ (" a_i and a_j are incomparable"): a_i is better than a_j on some criteria while a_j is better than a_i on other criteria.

4. PROMETHEE II

In order to obtain a complete ranking, the net flow will be considered:

$$\begin{cases} a_i P^{(2)} a_j \Leftrightarrow \phi(a_i) > \phi(a_j) \\ a_i I^{(2)} a_j \Leftrightarrow \phi(a_i) = \phi(a_j) \end{cases}$$
(3.24)

where $P^{(2)}$ et $I^{(2)}$ represent respectively the preference and the indifference in PROMETHEE II. This means that the higher the net flow is, the better the alternative.

Let us note that, unlike PROMETHEE I, PROMETHEE II does not give place to incomparability and a complete ranking can directly be obtained.

5. The GAIA plane

While it is impossible to have a visual representation of the solution space when there are more than three criteria, the GAIA (Geometrical Analysis for Interactive Assistance) plane can give a visualization even if there are more than three criteria, by means of the principal component analysis (PCA) of the net flows on the decision maker's preferences for each criterion.

The PCA allows a projection of the alternatives on a plane that minimizes the loss of information induced by this projection.

This plan allows to have a visual descriptive analysis with several criteria. It can highlight the conflict between criteria and show the profiles of the alternatives. This will help to identify the potential compromise solutions.

The ELECTRE methods

ELECTRE (*ELimination Et Choix Traduisant la REalité*, or ELimination and Choice Expressing REality) has been developed by Roy [59]. In this section, we will only described the basics of ELECTRE. More details can be found in [66].

1. ELECTRE I

ELECTRE I is a method linked to the $P.\alpha$ problematic that aims to obtain a subset N of alternatives such that all the solutions that do not belong to this set is outranked by at least one alternative of N and the solutions of N do not outrank each other. N is therefore not the set of good alternatives but rather the set where the best compromise can certainly be found.

The outranking relation is obtained by establishing a weight w_k for each criterion. A concordance index is the associated to each pair (a_i, a_j) of alternative

tives:

$$c(a_i, a_j) = \frac{1}{W} \sum_{j: f_k(a_i) \le f_k(a_j)} w_k$$
, where $W = \sum_{k=1}^m w_k, w_k > 0$ (3.25)

The concordance index represents a measure of the arguments favourable to the statement " a_i outranks a_i ".

A discordance index can also be defined:

$$d(a_i, a_j) = \begin{cases} 0 & \text{if } f_k(a_i) \ge f_k(a_j), \forall k \\ \frac{1}{\delta} \max_k [f_k(a_j) - f_k(a_i)] & \text{otherwise} \end{cases}$$
(3.26)

The discordance index is therefore higher if the preference of a_j over a_i is strong on at least one criterion.

Then concordance \hat{c} and discordance \hat{d} thresholds are defined alongside the outranking relation S:

$$\forall i \neq j, a_i S a_j \text{ iff } \begin{cases} c(a_i, a_j) \ge \hat{c} \\ d(a_i, a_j) \le \hat{d} \end{cases}$$
 (3.27)

From this definition, a subset N of alternatives is established such that:

$$\begin{cases} \forall a_j \in A \setminus N, \exists a_i \in N : a_i S a_j \\ \forall a_i, a_j \in N, a_i \overline{S} a_j \end{cases}$$
 (3.28)

A subset N of alternatives is established such that all the alternatives that do not belong to this set is outranked by at least one alternative of N and the alternatives of N are incomparable. The decision process will therefore take place within the set N.

2. ELECTRE II

This method aims to rank the alternatives. The outranking relation is defined by fixing two concordance thresholds \hat{c}_1 and \hat{c}_2 such that $\hat{c}_1 > \hat{c}_2$ and by building a strong outranking relation S^F and a weak outranking relation S^f based on these two thresholds:

$$a_{i}S^{F}a_{j} \text{ iff } \begin{cases} c(a_{i}, a_{j}) \geq \hat{c}_{1} \\ \sum_{::f_{k}(a_{i}) > f_{k}(a_{j})} w_{k} > \sum_{k:g_{k}(a) < g_{k}(b)} w_{k} \\ (f_{k}(a_{i}), f_{k}(a_{j})) \notin D_{k}, \forall k \end{cases}$$
(3.29)

$$a_{i}S^{f}a_{j} \text{ iff } \begin{cases} c(a_{i}, a_{j}) \geq \hat{c}_{2} \\ \sum_{k:f_{k}(a_{i}) > f_{k}(a_{j})} w_{k} > \sum_{k:f_{k}(a_{i}) < f_{k}(a_{j})} w_{k} \\ (f_{k}(a_{i}), f_{k}(a_{j})) \notin D_{k}, \forall k \end{cases}$$
(3.30)

The discordance can also induce two levels of relations by building two sets of discordance for each criterion.

In order to obtain the ranking, a set is determined from S^F . This set B contains the alternatives that are not strongly outranked by any others. From B and S^f , the set A^1 of alternatives that are not weakly outranked by any alternatives of B is determined. The set A^1 constitutes the best alternatives class. A^1 is then removed and the process is repeated to find A^2 and so on until a complete pre-order is obtained.

Let us note that a second complete pre-order can be obtained by applying the process first with the less good alternatives class and then the best ones.

3. ELECTRE III

This method takes into account the indifference and preference thresholds. It is based on a valued outranking relation that is less sensible to data and parameters variabilities.

In ELECTRE III, an outranking degree $S(a_i, a_j)$ associated to each pair (a_i, a_j) of alternatives is defined. It can be understood as an "degree of credibility of outranking" of a_i over a_j .

A weight w_k is associated to each criterion and for each pair (a_i, a_j) of alternatives the concordance index is computed as follows:

$$c(a_i, a_j) = \frac{1}{W} \sum_{k=1}^{m} w_k c_k(a_i, a_j), \text{ where } W = \sum_{k=1}^{m} w_k$$
 (3.31)

with

$$c_k(a_i, a_j) = \begin{cases} 1 & \text{if } f_k(a_i) + q_k(f_k(a_i)) \ge f_k(a_j) \\ 0 & \text{if } f_k(a_i) + p_k(f_k(a_i)) \le f_k(a_j) \\ \text{linear if } f_k(a_i) + q_k(f_k(a_i)) \le f_k(a_j) \\ & \le f_k(a_i) + p_k(f_k(a_i)) \end{cases}$$
(3.32)

where q_k et p_k represent respectively the indifference and preference thresholds.

The definition of discordance is then enriched by the introduction of a veto threshold $v_k(f_k(a_i))$ for each criterion k such that any credibility for the outranking of a_j by a_i is refused if $f_k(a_j) \ge f_k(a_i) + v_k(f_k(a_i))$.

A discordance index is then defined:

$$D_{k}(a_{i}, a_{j}) = \begin{cases} 0 & \text{if } f_{k}(a_{j}) \leq f_{k}(a_{i}) + p_{k}(f_{k}(a_{i})) \\ 1 & \text{if } f_{k}(a_{j}) \geq f_{k}(a_{i}) + v_{k}(f_{k}(a_{i})) \\ \text{linear if } & f_{k}(a_{i}) + p_{k}(f_{k}(a_{i})) \leq f_{k}(a_{j}) \\ & \leq f_{k}(a_{i}) + v_{k}(f_{k}(a_{i})) \end{cases}$$
(3.33)

3.5. Conclusion 37

The degree of outranking is finally defined:

$$S(a_i, a_j) = \begin{cases} c(a_i, a_j) & \text{if } D_k(a_i, a_j) \le c(a_i, a_j) \\ c(a_i, a_j) \prod_{k \in \mathcal{F}(a_i, a_j)} \frac{1 - D_k(a_i, a_j)}{1 - c(a_i, a_j)} & \text{otherwise} \end{cases}$$
(3.34)

where $\mathcal{F}(a_i, a_j)$ is the set of criteria for which $D_k(a_i, a_j) > c(a_i, a_j)$. The degree of outranking is thus equal to the concordance index when no criterion is discordant, otherwise the concordance index is decreased proportionally depending on the importance of the discordances.

A value $\lambda = \max_{a_i, a_j \in \mathcal{A}, i \neq j} S(a_i, a_j)$ is determined and only the outranking degree that have a value greater or equal to $\lambda - s(\lambda)$, where $s(\lambda)$ is a threshold to be determined, are considered. A ranking can then be determined from a qualification index Q(a) for each alternative a that represents the difference between the number of outranked alternatives by a and the number of alternatives that outrank a. The set of actions having the largest qualification will be called the first distillate D_1 .

If D_1 contains only one alternative, the previous procedure is repeated with $A \setminus D_1$. Otherwise the same procedure is applied for D_1 and if the obtained distillate D_2 contains only one alternative, the procedure is repeated with $D_1 \setminus D_2$. Otherwise, it is applied for D_2 , and so on until D_1 is completely used, before starting with $A \setminus D_1$. This procedure produces a first complete preorder.

A second complete preorder can be obtained by applying the opposite procedure where the alternatives with the smallest qualification are first used.

3.5 Conclusion

TODO

4

Problem definition and 3D-stacked integrated circuit model

Chapter abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

4.1 Introduction

In Chapter 2, we have presented a review of the literature about the field of microelectronics design. We have highlighted some limitations of the current tools that already occur for 2D-ICs. In this chapter, we will define the 3D floorplanning problem, which is the issue we tackle and show how we model it in order to propose improvements to design flows.

4.2 Problem definition

As stated in Chapter 2, the limitations of the current design flows can be summarized in three points:

- Limitation of the design space exploration
- Unicriterion optimization or trade-off analysis on a limited number of criteria
- Few 3D-SIC dedicated tools

In order to address these limitations, we propose in this thesis a methodology based on multi-objective/criteria tools and taking into account 3D-SIC specificities to explore of the design space.

While this methodology could be applied at different levels in a design flow, we have focused our development in the logical design step and the virtual prototyping flow, more specifically the floorplanning with performance assessments.

4.2.1 Design an IC

In order to meet the specifications, a design has to first make choice at a physical level:

- Targeted architecture, e.g. ASIC, FPGA
- Number of functional units
- Number of memories and their size
- The general layout

— ...

Since the 3D-SICs are based on conventional circuits, the options and degrees of freedom coming from 2D-ICs are still present:

- Process technology, e.g. 180 nm to 22 nm CMOS
- Memories technology, e.g. SRAM, DRAM, FLASH
- Communication infrastructure, e.g. bus, Network-on-Chip

In addition to those options and degrees of freedom coming from 2D-ICs, there are also numerous 3D-SIC's parameters [3]:

- Number of tiers to use
- Place and route of the functional units between the tiers
- Technology to use per tiers (heterogeneity)
- Interconnection and geometry between tiers
- 3D-SIC integration technology
- 3D-SIC assembly technology

— ..

The above mentioned parameters illustrate the numerous possibilities for designing a circuit and how the design space for 2D-ICs becomes much bigger when considering 3D-SICs. The main issue is therefore to choose the most efficient combination

among all those options. This can thus be compared to a combinatorial optimization problem. Also, given the multi-criteria nature of designing 3D-SIC, we choose to take into account all the criteria simultaneously for the optimization. In our case, due to the heterogeneous nature of the criteria (see Section 4.3), we have few hopes to successfully adopt an exact method and we will therefore use metaheuristics which are commonly-used tools for such kinds of problems. In the next section will define the criteria that a designer can consider.

4.3 Model and criteria definition

Typically, the criteria that have to be optimized simultaneously can be the performance, the power consumption, the cost, the package size, the heat dissipation, etc. In this model, we will define five criteria which are among the most important parameters while designing a circuit [35]:

1. The interconnection global length: this parameter can reflect the global performance of a system. The objective is to minimize it in order to have, for instance, a short delay and low power consumption. It will be calculated using the Manhattan distance [?]:

$$d_{i,j} = |x_i - x_j| + |y_i - y_j| (4.1)$$

where (x_k, y_k) is the geometrical coordinates of the k^{th} block. As a first approximation, the center point of each block will be selected as reference coordinate. Also, since it is more interesting to place close to each other two blocks that require a large bandwidth (BW) to communicate, we will balance the values as follows:

$$d'_{i,j} = \frac{d_{i,j}}{BW_{ij}} (4.2)$$

where BW_{ij} is the bandwidth required between the block i and the block j. The global interconnection length D will be the sum of $d'_{i,j}$ for all communicating blocks:

$$D = \sum d'_{i,j} \tag{4.3}$$

2. The cost: an economical factor is obviously an important criteria for a design. This criteria has been estimated with the aid of an expert in 3D-SIC manufacturing. While a circuit can be more efficient with many layers, it will also be more expensive. This criteria has to be minimized. Due to the confidential nature of the cost of a 3D-SIC, we will consider a simplified model where the cost is proportional to the area and increasing exponentially with the number of tiers:

$$cost = a(tech).S + b(tech)^{layer\ number}$$
(4.4)

where a(tech) and b(tech) are coefficient depending on the technology assigned. Let us note that this criterion includes both discrete and continuous variables.

3. *The package volume*: this can be an important criteria when designing embedded circuits. The package volume is calculated as follows:

 $volume = largest\ layer\ size * stack\ thickness * number\ of\ tiers\ (4.5)$

A large appoximation of 200 μ m will be made for the thickness of one tiers. Let us note that this criterion includes both discrete (number of tiers) and continuous variables (layer size).

- 4. *The clock tree position*: in this model, we consider a synchronous system so the objective is to minimize the distance between each block and the clock tree in order to have a high frequency. We choose arbitrarily to approximate the reference point as a fixed point located at the upper left corner of the middle tier of the 3D-SIC.
- 5. The thermal dissipation: thermal dissipation is one of the major issues when designing 3D-SICs. It can be more appropriate to place two blocks underneath each other in successive tiers but a high heat dissipation may happen in intensive computational process. This criterion is a research topic on its own [?,?]. Here we will use a simplified evaluation model with finite elements. This model will consider that the dissipated power, intra- or intertiers, is inversely proportional to the distance to the heat source:

$$P_{diss} = P_{comp} \sum_{i=1}^{n} \frac{1}{R_{th,i} \cdot r}$$

$$\tag{4.6}$$

where r the distance to the heat source and $R_{th,i}$ the thermal resistance depending on whether the dissipation is intra- or inter- tiers. This criteria is still on early development stage and we can generate thermal maps of a floorplan as shown in Fig. 4.1 but this is currently based on finite elements [?] which require quite a long computational time even for a simplified thermal model. This criterion in its current development stage is difficult to integrate to the exploration process, due to the computation time of finite elements methods. In the current work, we will simply compute the peak power of a circuit which can be done more quickly.

At first, we will focus on the three first criteria in order to be able to have a visualization of the design space. We will also arbitrarily introduce some limitations in term of degrees of freedom to analyse what happens if we release a constraint. This will be done while considering the three same criteria, in order to keep a visualization and show how the flexibility of MOO will improve the information and the results. Then




Figure 4.1: Power grid and thermal map of a floorplan (3 tiers)

we will analyse our methodology with the five first criteria that have been presented. As stated, the sixth criterion is currently unused. Actually, it has been simulated and tested but we need data from the manufacturers which are not easily available.

4.4 Design methodology

In summary, the problem we are facing is to place several blocks that have to be assigned in many tiers while considering multiple conflicting criteria. Now that our model has been defined, we will present a proposition of a new design methodology based on multi-objective optimization.

As explained in Chapter 2, designing ICs implies numerous choices and designers are likely to freeze a certain amount of choices on basis of their experience. This will therefore limit the exploration of the design space and good solutions may be ignored.

In order to enable an efficient design space exploration, we propose a method in four steps based on MCDA which is illustrated in Fig. 4.2. The implementation will be briefly presented in the next section.

For the problem we consider, the input data will contain the information about




Figure 4.2: MCDA-based design methodology for 3D DSE floorplanning

the scenario:

- Type and number of blocks: computational units, memories, etc.
- Size of the blocks: inherent to the block.
- Minimum aspect ratio: we consider a degree of freedom where a block can have its dimensions varying within an aspect ratio range. This means that a block does not have to be square, as shown in Fig. 4.3. This parameter can influence the delay in a block.
- Size variability of a block: we add this degree of freedom considering that the specified size of a block can be fixed by the designer but this fixed size can restrict the design space exploration. The variability of a block's size can have effect on the performances and the global footprint.

In addition, the bandwidth requirements are needed as they will indicate which are the important interconnections and prevent two blocks that require a large bandwidth from being too far from each other. The available manufacturing technologies are also useful to enable the design of heterogeneous systems.

The combination of all the parameters described in the model are the possible alternatives for a 3D-SIC design and will provide output data after design space exploration. For a floorplanning problem the required output data are generally the geometrical layout of the circuit [35]:

- The geometrical coordinates for each block and the assigned layer.
- The size of each block (if it can vary from the specified size).
- The aspect ratio for each block.
- The technology assigned to each tier: this will reduce the size of each block. The size of a block will define the number of transistors inside using a given




Figure 4.3: Example of aspect ratio degree of freedom

technology, for example 180 nm. For a constant number of transistors, if the block is manufactured with a smaller technology, let us say 45 nm, then its size will be divided by a $(180/45)^2$ factor, as shown in Fig. 4.4. Please note, that this factor is a rough approximation which is not always met with real physical design.




Figure 4.4: The use of different manufacturing technologies results in a size variation

4.5 Case study and implementation

In this section, we will briefly explain the implementation of our design method and show some experimental results based on this first approach. Due to the huge size of the design space, an explicit enumeration of the possible solutions will take considerable time. We will therefore apply a metaheuristic and more specifically a NSGA-II algorithm. We consider a case study based on the 3MF MPSoC platform developed at IMEC [6].

Component	ID	Size (90 nm)	Min aspect ratio	Size variability
ADRES 1~6	1~6	18.6 mm ²	0.5	0.1
FIFO	7	0.54 mm^2	0.5	0.1
L2D1-2	8-9	6.74 mm^2	0.5	0.1
L2Is1-2	10-11	6.62 mm ²	0.5	0.1
EMIF	12	0.66 mm^2	0.5	0.1
ARM	13	0.89 mm^2	0.5	0.1

Table 4.1: Scenario input matrix example

ID: Component identification number

4.5.1 Description of the case study and modeling

The 3MF MPSoC is made of 13 blocks as shown on Fig. 4.5:

- 6 ADRES processors ([67])
- 2 data memories (L2D#)
- 2 instruction memories (L2Is#)
- 1 external memory interface (EMIF)
- 1 input/output processor (FIFO)
- 1 ARM processor (ARM)

Details about the area required for each component is given in Table 4.1 for a 90 nm technology. This table is also the input matrix required to specify the scenario.




Figure 4.5: Architecture of the 3MF MPSoC platform [6]

The 3MF MPSoC can be configured for three use cases which have specific bandwidth requirements. For the following results, we will base our simulation on the

Bandwidth (MB/s) Source Target FIFO EMIF 39.6 **EMIF** ADRESi6.6 L2D1 ADRESi26.4 L2D2 L2D1 52.7 ADRES*i* **FIFO** 1.2 ADRESiL2D2 6.6 $ADRES_j$ L2Is1 300 ADRESk L2Is2

Table 4.2: "Data split scenario" bandwidth requirements

Index: $i, j, k \in \mathbb{N}^+$; $1 \le i \le 6; 1 \le j \le 3; 4 \le k \le 6$

Table 4.3: Bandwidth input matrix

S	T	В	T	В	T	В	T	В	T	В	T	В
1	7	1.2	9	6.6	10	300	0	0	0	0	0	0
2	7	1.2	9	6.6	10	300	0	0	0	0	0	0
3	7	1.2	9	6.6	10	300	0	0	0	0	0	0
4	7	1.2	9	6.6	11	300	0	0	0	0	0	0
5	7	1.2	9	6.6	11	300	0	0	0	0	0	0
6	7	1.2	9	6.6	11	300	0	0	0	0	0	0
7	12	39.6	0	0	0	0	0	0	0	0	0	0
8	1	26.4	2	26.4	3	26.4	4	26.4	5	26.4	6	26.4
9	8	52.7	0	0	0	0	0	0	0	0	0	0
12	1	6.6	2	6.6	3	6.6	4	6.6	5	6.6	6	6.6

S: source block ID (T, B): target block ID and required bandwidth

"data split scenario" configuration which possesses the communication specifications shown in Table 4.2. This information is implemented, as shown in Table 4.3, in an input matrix which is built by specifying the communication structure: the first column will contain the ID of the source block and each next pairs of columns will contain the ID of the target blocks and the bandwidth required.

The input data are thus shown in Tables 4.1 and 4.3. The available technologies are also needed to take advantage of the heterogeneity. An example matrix for this input data is given in Table 4.4. Since no information is given about the ARM unit bandwidth usage, we will simplify our problem and not include it in the implementation. We consider therefore 12 blocks to assign.

In summary, the problem we consider is to place 12 blocks while taking into account several criteria (5). We will also consider a scenario where the blocks can

be placed on 1 up to 5 tiers. The input data will be processed to generate floorplans. Those output data will be encoded using the matrix model following the example shown in Table 4.5. They will be generated through a multi-objective optimization.

As explained earlier, we will use a metaheuristic to approximate the Pareto optimal frontier. For that purpose, we choose to use NSGA-II [51] as a proof of concept. The algorithm was run from a sample of 10 000 generated solutions from 1 up to 5 tiers. This size of random solutions is chosen arbitrarily since it is actually quite difficult to estimate the size of solution space, due to the heterogeneous nature of the criteria. Also, taking too few solutions (e.g. 100) is not interesting since we have empirically observed that our algorithm will take a longer time to begin to converge. 10 000 randomly-generated solutions seems to us a good compromise of time and workable solutions.

In the following section, we will present some details about the implementation of the NSGA-II algorithm.

4.5.2 Implementation of the exploration algorithm: NSGA-II

As shown in Table 4.5, we choose to encode our data in real or integer values, so that they can be used directly by design tools:

- The component identification number (ID) is a fixed integer value linked to the component.
- The assigned layer (L) is a discrete value ranging from 1 to 5 in the case study.
- The geometrical coordinates (X,Y) are real values that depends on the dimension of the circuits and the aspect ratio of a block, so that the component cannot be placed outside the chip.
- The size (S) is a fixed real value linked to the component.
- The aspect ratio (AR) is a real value ranging from AR_{min} to $1/AR_{min}$ where AR_{min} is given as a specification as explained in Section 4.
- The length in X and Y axis (LX, LY) are real values computed from the size and the aspect ratio.
- The assigned technology per layer is a discrete value taking one of the specified technology (see Table 4.4).

This matrix will be our full chromosome for the NSGA-II algorithm (see example in Table 4.5.

We implemented our design space exploration following the steps of the NSGA-II which can be summarized by the diagram shown in Fig. 4.6.

Initialization (the initial population)

We will work with a minimum size of population, namely 50, which is a common value in GAs [68]. The initial population will be a set of at least 50 solutions with the

Table 4.4: Available technologies input matrix example

Technology (nm)						
90	60	45	32	22		

Table 4.5: Output matrix template

ID	L	X	Y	S	AR	LX	LY	T
1	2	4.5	6	18.6	1	4.3128	4.3128	90
2	2	4	0.4	18.6	1	4.3128	4.3128	90
3	3	3.1	6.9	18.6	1	4.3128	4.3128	90
4	3	8.4	10.1	18.6	1	4.3128	4.3128	90
5	3	6.6	2.2	18.6	1	4.3128	4.3128	90
6	1	9	5.7	18.6	1	4.3128	4.3128	90
7	1	10	3.5	0.54	1	0.7348	0.7348	90
8	1	7.5	11	6.74	1	2.5962	2.5962	90
9	2	9	5	6.74	1	2.5962	2.5962	90
10	1	4.5	8	6.62	1	2.5729	2.5729	90
11	2	8.6	0.4	6.62	1	2.5729	2.5729	90
12	3	8.3	7.4	0.66	1	0.8124	0.8124	90

$$\label{eq:identification} \begin{split} \text{ID: component identification number; L: assigned layer;} \\ \text{(X, Y): geometrical coordinate; S: size (mm^2); AR: aspect ratio;} \end{split}$$

(LX, LY): length in X and Y axis; T: assigned technology for the layer




Figure 4.6: General NSGA-II steps

best Pareto ranks from a randomly-generated set of 10 000 solutions. The produced set places the blocks randomly (using a uniform distribution) and does not allow overlapping between the blocks (these incorrect solutions are simply removed). We could of course use a greedy algorithm as well as a more advanced method such as GRASP (Greedy Randomized Adaptive Search Procedure) [69]. This can be done as future work for comparison purposes.

Of course, having at least 50 Pareto solutions does not always happen. Actually, the selection is based on the Pareto rank so it does not include only the Pareto solutions (rank 1), but also the solutions with lower ranks until there are enough solutions.

Selection for crossover

For the selection step, two solutions will be allowed to make a crossover depending on a roulette wheel where the probability is proportional to the normalized Euclidean distance between the solutions ordered by their Pareto rank in the objective space. The normalization is done as follows:

$$\frac{g_i(a_j)}{\max_{a_j \in A} g_i(a_j)} \tag{4.7}$$

where A is the set of alternatives in the Pareto front with $a_j \in A$ and $g_i(a_j)$ is the evaluation of the alternative a_i on the criterion i.

The probability for two solutions to do a crossover will vary linearly with the Euclidean distance between them, as shown in Fig. 4.7. The distance between the two furthest alternatives $(d_furthest)$ will be associated with a probability $P_{c,min}$ while the distance between the two closest alternatives $(d_closest)$ will be associated with a probability $P_{c,max}$. If two solutions are close to each other, they will have more chance to reproduce than if they are distant. This is to ensure the intensification properties of our algorithm. Therefore, we will have to specify a lower bound $(P_{c,min})$ and an upper bound $(P_{c,max})$ for the crossover probability. $P_{c,min}$ is set for the solutions which are the furthest to each other while $P_{c,max}$ is set for those which are the closest. In between, the probability will vary linearly inside these bounds.

These values will be fixed as $[P_{c,min} = 0.6; P_{c,max} = 1.0]$ since these seem to be common values [68].




Figure 4.7: Evolution of the crossover probability as a function of the distance between two solutions

Crossover

Let us now see how does the crossover occur. First, let us remark that it does not have limitations for the exploration process since the information contained in the matrix spans the whole circuit.

Second, we have to analyze how the chromosome is coded in order to see how we will apply the crossover step. For instance, let us choose the Layer (L) column as

ID	L	X	Y	S	AR	LX	LY	T
6	1	9	5.7	18.6	1	4.3128	4.3128	90
7	1	10	3.5	0.54	1	0.7348	0.7348	90
8	1	7.5	11	6.74	1	2.5962	2.5962	90
10	1	4.5	8	6.62	1	2.5729	2.5729	90
1	2	4.5	6	18.6	1	4.3128	4.3128	90
2	2	4	0.4	18.6	1	4.3128	4.3128	90
9	2	9	5	6.74	1	2.5962	2.5962	90
11	2	8.6	0.4	6.62	1	2.5729	2.5729	90
3	3	3.1	6.9	18.6	1	4.3128	4.3128	90
4	3	8.4	10.1	18.6	1	4.3128	4.3128	90
5	3	6.6	2.2	18.6	1	4.3128	4.3128	90
12	3	8.3	7.4	0.66	1	0.8124	0.8124	90

Table 4.6: First parent, ordered by L column; the line specifies the crossover cut

ID: component identification number; L: assigned layer; (X, Y): geometrical coordinate; S: size (mm²); AR: aspect ratio;

(LX, LY): length in X and Y axis; T: assigned technology for the layer

indicator for the crossover. If we order the matrix in Table 4.5 following this column, we will have the Table 4.6 and the Table 4.7 for another solution that we will use for the crossover.

Now, without loss of generality, let us suppose that the crossover happens (randomly) on line 7. One of the child will be the Table 4.8 and we see that the original scenario is not preserved since the first column (in bold) contains the same ID several times.

We observe that the only possible indicator for the crossover step is the ID column. Indeed if we order the two parents following the ID column, we have the Tables 4.9 and 4.10. If we still consider that the crossover occurs on line 7, we can have the child shown in Table 4.11. We see that there is no inconsistency since the scenario is still respected.

Mutation

A mutation cannot happen anywhere in the matrix. Indeed, if we take the conclusion about the choice of the crossover row indicator, all the elements except the ID column can mutate.

The mutation used is a random uniform distribution U([a,b]), where [a,b] is the interval of values allowed for the mutation. For the discrete values, we use equidistributed probabilities. The mutation probability of a child will be set as $P_m = 0.3$. Empirical observations have shown that smaller mutation probability can easily lead to a local optimum. This can be explained by the fact that we choose that only one single element of a line can mutate instead of the whole line. If a child is forced to

Table 4.7: Second parent, ordered by L column; the line specifies the crossover cut

ID	L	X	Y	S	AR	LX	LY	T
4	1	1.6	8.5	18.6	1	4.3128	4.3128	90
5	1	1.2	1.3	18.6	1	4.3128	4.3128	90
6	1	0.6	4.7	18.6	1	4.3128	4.3128	90
3	2	5.9	4	18.6	1	4.3128	4.3128	90
9	2	5.4	8	6.74	1	2.5962	2.5962	90
10	2	8.5	8.1	6.62	1	2.5729	2.5729	90
11	2	2.8	4.6	6.62	1	2.5729	2.5729	90
1	3	7	6.3	18.6	1	4.3128	4.3128	90
2	3	7.4	9.8	18.6	1	4.3128	4.3128	90
7	3	5.6	5.5	0.54	1	0.7348	0.7348	90
8	3	2.8	5.5	6.74	1	2.5962	2.5962	90
12	3	5.7	7.5	0.66	1	0.8124	0.8124	90

ID: component identification number; L: assigned layer; (X, Y): geometrical coordinate; S: size (mm^2) ; AR: aspect ratio;

(LX, LY): length in X and Y axis; T: assigned technology for the layer

Table 4.8: Possible child, ordered by L column

ID	L	X	Y	S	AR	LX	LY	T
6	1	9	5.7	18.6	1	4.3128	4.3128	90
7	1	10	3.5	0.54	1	0.7348	0.7348	90
8	1	7.5	11	6.74	1	2.5962	2.5962	90
10	1	4.5	8	6.62	1	2.5729	2.5729	90
1	2	4.5	6	18.6	1	4.3128	4.3128	90
2	2	4	0.4	18.6	1	4.3128	4.3128	90
9	2	9	5	6.74	1	2.5962	2.5962	90
1	3	7	6.3	18.6	1	4.3128	4.3128	90
2	3	7.4	9.8	18.6	1	4.3128	4.3128	90
7	3	5.6	5.5	0.54	1	0.7348	0.7348	90
8	3	2.8	5.5	6.74	1	2.5962	2.5962	90
12	3	5.7	7.5	0.66	1	0.8124	0.8124	90

ID: component identification number; L: assigned layer;

(X, Y): geometrical coordinate; S: size (mm²); AR: aspect ratio;

(LX, LY): length in X and Y axis; T: assigned technology for the layer

Table 4.9: First parent, ordered by ID column; the line specifies the crossover cut

ID	L	X	Y	S	AR	LX	LY	T
1	2	4.5	6	18.6	1	4.3128	4.3128	90
2	2	4	0.4	18.6	1	4.3128	4.3128	90
3	3	3.1	6.9	18.6	1	4.3128	4.3128	90
4	3	8.4	10.1	18.6	1	4.3128	4.3128	90
5	3	6.6	2.2	18.6	1	4.3128	4.3128	90
6	1	9	5.7	18.6	1	4.3128	4.3128	90
7	1	10	3.5	0.54	1	0.7348	0.7348	90
8	1	7.5	11	6.74	1	2.5962	2.5962	90
9	2	9	5	6.74	1	2.5962	2.5962	90
10	1	4.5	8	6.62	1	2.5729	2.5729	90
11	2	8.6	0.4	6.62	1	2.5729	2.5729	90
12	3	8.3	7.4	0.66	1	0.8124	0.8124	90

ID: component identification number; L: assigned layer; (X, Y): geometrical coordinate; S: size (mm²); AR: aspect ratio;

(LX, LY): length in X and Y axis; T: assigned technology for the layer

Table 4.10: Second parent, ordered by ID column; the line specifies the crossover cut

ID	L	X	Y	S	AR	LX	LY	T
1	3	7	6.3	18.6	1	4.3128	4.3128	90
2	3	7.4	9.8	18.6	1	4.3128	4.3128	90
3	2	5.9	4	18.6	1	4.3128	4.3128	90
4	1	1.6	8.5	18.6	1	4.3128	4.3128	90
5	1	1.2	1.3	18.6	1	4.3128	4.3128	90
6	1	0.6	4.7	18.6	1	4.3128	4.3128	90
7	3	5.6	5.5	0.54	1	0.7348	0.73485	90
8	3	2.8	5.5	6.74	1	2.5962	2.5962	90
9	2	5.4	8	6.74	1	2.5962	2.5962	90
10	2	8.5	8.1	6.62	1	2.5729	2.5729	90
11	2	2.8	4.6	6.62	1	2.5729	2.5729	90
12	3	5.7	7.5	0.66	1	0.8124	0.8124	90

ID: component identification number; L: assigned layer;

(X, Y): geometrical coordinate; S: size (mm²); AR: aspect ratio;

(LX, LY): length in X and Y axis; T: assigned technology for the layer

ID AR LX LY 4.3128 4.3128 2 4.5 18.6 90 6 2 4.3128 2 4 0.418.6 4.3128 90 3 3 4.3128 4.3128 3.1 6.9 18.6 90 4 10.1 4.3128 4.3128 90 3 8.4 18.6 5 3 6.6 2.2 18.6 4.3128 4.3128 90 6 7 5.7 18.6 4.3128 4.3128 90 1 10 3.5 0.54 90 1 0.73480.73488 3 2.8 5.5 6.74 2.5962 2.5962 90 2.5962 2.5962 5.4 8 6.74 90 10 2 2.5729 8.5 8.1 6.62 1 2.5729 90 2.8 4.6 6.62 2.5729 2.5729 90 12 5.7 7.5 0.66 0.8124 0.8124 90

Table 4.11: Possible child, ordered by ID column

ID: component identification number; L: assigned layer; (X, Y): geometrical coordinate; S: size (mm²); AR: aspect ratio;

(LX, LY): length in X and Y axis; T: assigned technology for the layer

mutate, then one randomly-chosen value of the whole matrix will mutate within the range of values it is allowed to take.

A Gaussian mutation is also a common operator but it has not been chosen since it will produce a solution which is not far from the original one. This is not really interesting to have similar solutions when exploring the design space for integrated circuits. Of course, a large standard deviation value can be chosen but this will be likely to produce solution which are out of the feasible bounds.

Consistency test

Of course, infeasible solutions may appear after the crossover/mutation step, since these operations are made with randomness. In order to verify that, we perform a test on each new solution to check if there is overlapping between the blocks. Currently, the solutions which are infeasible will be discarded. Of course, it is possible to apply some repair mechanism but it is to be investigated as future work even if we already produce feasible solutions.

Termination

Three stop conditions have been implemented and are based on what is commonly used:

- Maximum number of iterations, set to 100.
- Maximum elapsed time, set to 30 minutes.
- Maximum number of iterations with an unchanged population, set to 10.

The maximum elapsed time has been chosen arbitrarily for quick testing purposes. Having a simulation time of a few hours would not be a problem either. Indeed, in practice, the optimization of one single architecture can take from several hours to several days with the current design tools. Also, due to the approximation in the model, trying to find a really accurate Pareto front would not have real added value.

4.6 Results and their use for a designer

The optimization was done for three criteria (so that we can visualize the design space) and the main results are given in Fig. 4.8 (3D plot) and Fig. 4.9 (interconnection length-cost projection). Two conclusions can be drawn from that figure:

- The [10; 20] range values for the IL criteria: a small enhancement of the IL value leads to a large increase of the cost so the interest for a design with more than 4 tiers seems low.
- The [260; 280] range values for the cost criteria: a small increase of the price can give a large enhancement of the performance. A designer might consider accepting a slightly higher price for a sensitively better performance, knowing that this information can be quantified with an accurate model. Indeed, with the estimate model that we propose, a small 10% increase of the cost can decrease the IL by 60%.




Figure 4.8: 3D view (interconnection length-volume-cost) of the Pareto frontier

 \cdot : 1 tier; \times : 2 tiers; + : 3 tiers; * : 4 tiers; \triangledown : 5 tiers

These results did not take into account the degree of freedom of aspect ratio. If we go further by releasing a degree of freedom and allowing varying aspect ratios,




Figure 4.9: IL-cost projection view of the Pareto frontier

 \cdot : 1 tier; \times : 2 tiers; +: 3 tiers; *: 4 tiers; ∇ : 5 tiers

we can have the Pareto front shown in Fig. 4.10. This figure shows the Pareto front from Fig. 4.9 (without aspect ratio, symbol: ·) alongside with a new Pareto front (with aspect ratio, symbol: +).

As expected, the Pareto front given when considering varying aspect ratios is globally better. Furthermore, by comparing the two graphs, we can see an interesting area where the two frontiers begin to merge at the cost value 350. This means that, in that area, it is not necessary to take the aspect ratio into account. Once again, these kind of information can be important in the design of an IC and yet they would not be available with the current design flows since only a small number of possibilities are explored. Indeed, due to the sequential nature of the current design flows, such degrees of freedom are not even tried since they dramatically increase the duration of each optimization loop.

4.7 Validation with a more realist case study

In the previous section, we have shown how a circuit can be modelled in 3D-SIC to apply a multi-objective optimisation. This case study remains however simple as it contains only 12 blocks. In order to show the applicability of a multi-criteria methodology, we will use a more realist case study. It will still be based on the 3MF platform and we will apply a scale effect where we will consider 12 ADRES processors instead of 6 and also separate the L1 cache memory from each computing unit. We will also add 2 L2 data cache memories and 2 L2 instruction cache memories. This will




Figure 4.10: IL-cost projection view of the Pareto frontier (with and without aspect ratio)

·: Pareto front without aspect ratio; +: Pareto front with aspect ratio

thus increase the number of working blocks to **. In addition, we will also consider size variability.

4.8 Conclusion

The results have thus shown interesting analyses that can be relevant for a designer. First, using a multi-objective optimization methodology does not only consider all the criteria at the same time but also proceed to an extensive design space exploration which is rarely done with current tools. Second, the qualitative results shown here can give relevant information to the designer and they can be quantified with a more accurate model. Third, the flexibility of MOO allows to easily consider new degrees of freedom without having to change the paradigm. Finally, this methodology and the associated algorithms has shown positive indicators of convergence and robustness as it will be shown in the next chapter.

5

Robustness of the methodology

Chapter abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

5.1 Introduction

In Chapter 4, we have shown how a 3D-SIC can be modelled as an optimization problem and we have applied a NSGA-II metaheuristic. The obtained results indicate that multi-objective optimization can give qualitative and quantitative information to a designer that would not be available with current design tools.

In this chapter we will take a deeper look at the results of the multi-objective optimization steps. We will analyse the properties of the design space in order to have the view over the convergence and the robustness of our methodology. We will use classical performance indicators such as the contribution indicator, the spread indicator, the binary ϵ -indicator, the unary hypervolume indicator and the density of

the Pareto-front which are presented in [37,70]. These indicators can be grouped in 3 categories defined in [37]:

1. The convergence-based indicators:

"The convergence metrics evaluate the effectiveness of the solutions in terms of the closeness to the optimal Pareto front."

2. The diversity-based indicators:

"Diversity indicators measure the uniformity of distribution of the obtained solutions in terms of dispersion and extension. In general, the diversity is researched in the objective space."

The hybrid indicators: that combine both convergence and diversity measures.

The following results have been obtained with an Intel Core i5 2.30 GHz, 4 GB DDR3 SDRAM for 5 independent experiments. The set of non-dominated solutions over all the runs will constitute the reference set R for the *epsilon* and the hypervolume indicators. Also, these results have been simulated with all the five criteria presented in Section 4.3 instead of only the three first in the case study of Chapter 4.

5.2 Contribution indicator

The contribution is a convergence-based binary indicator. The contribution of an approximation PO_1 relatively to another approximation PO_2 is the ratio of non-dominated solutions produced by PO_1 in PO^* , which is the set of Pareto solutions of $PO_1 \cup PO_2$:

$$Cont(PO_1/PO_2) = \frac{\frac{\|PO\|}{2} + \|W_1\| + \|N_1\|}{\|PO^*\|}$$
 (5.1)

where PO is the set of solutions in $PO_1 \cap PO_2$, W_1 the set of solutions in PO_1 that dominate some solutions of PO_2 and N_1 the set of non-comparable solutions of PO_1 . This value has to be greater than 0.5 to indicate that PO_1 is better than PO_2 in terms of convergence to the Pareto front.

The Table 5.1 and the Fig. 5.1 show the evolution of the averaged contribution indicator over the iterations for the 5 experiments. We see that for the first iterations, $Cont(PO_i/PO_{i-1})$ is greater than 0.5, which means that the algorithm does indeed improve the solutions, then for the last iterations, the indicators are lower than 0.5 which means that there is a convergence.

Iteration	$Cont(PO_i/PO_{i-1})$
1	0.7626
2	0.8510
3	0.8917
4	0.8788
5	0.8295
38	0.4522
39	0.3870
40	0.2369

Table 5.1: Evolution of the contribution indicator




Figure 5.1: Evolution of the contribution indicator

5.3 Spread indicator

The spread indicator I_s combines the distribution and cardinality to measure the dispersion of the approximated Pareto set A:

$$I_s = \frac{\sum_{u \in A} |\{u' \in A : ||F(u) - F(u')|| > \sigma\}|}{|A| - 1}$$
(5.2)

where F(u) is a fitness function and $\sigma > 0$ a neighborhood parameter. The closer is the measure to 1, the better is the spread of the approximated set A.

The Fig. 5.2 shows the results of the spread indicator I_s function of the neighborhood indicator σ (all the 5 experiments share the same graph shape). We see that the Pareto front is well spread: if we consider $I_s \geq 0.9$ we have $\sigma < 0.35$ in average for the 5 runs (normalized values), so we can consider that the algorithm produces a well-spread approximation of the Pareto front.




Figure 5.2: Spread indicator I_s function of the neighborhood parameter σ

5.4 Binary ϵ -indicator

The binary ϵ -indicator is a convergence-based indicator. It will give the quality of a solution front in comparison with a another set, with regards to all objectives. Let us consider a minimization problem with n positive objectives. An objective vector $f^1 = (z_1^1, z_2^1, \ldots, z_n^1)$ is said to ϵ -dominate another objective vector $f^2 = (z_1^2, z_2^2, \ldots, z_n^2)$ if $\forall 1 \leq i \leq n : z_i^1 \leq \epsilon \cdot z_i^2$, for a given $\epsilon > 0$. A binary ϵ -indicator $I_{\epsilon}(A, B)$ gives the factor ϵ such that for any solution in B there is at least one solution in A that is not worse by a factor of ϵ in all objectives. $I_{\epsilon}(A, B)$ can be calculated as follows [70]:

$$I_{\epsilon}(A,B) = \max_{z^2 \in B} \min_{z^1 \in A} \max_{1 \le i \le n} \frac{z_i^1}{z_i^2}$$
 (5.3)

The reference set R computed from all the experiments will serve to show the evolution of the ϵ -indicator over time. This evolution is shown in Table 5.2 (for averaged values after each 10 iterations). We can see that in the first iterations, $I_{\epsilon}(A,R)>1$ and $I_{\epsilon}(R,A)\approx 1$ which means that the front is improved while in the last iterations, $I_{\epsilon}(A,R)>1$ and $I_{\epsilon}(R,A)>1$ which shows convergence.

A comparison of the binary ϵ -indicators between each experiment is also given, in Table 5.3. We can see that $I_{\epsilon}(A,B)>1$ and $I_{\epsilon}(B,A)>1$ which indicates that neither A weakly dominates B nor B weakly dominates S. This means that the generated front is consistent from one experiment to another.

Also, in Table 5.4 are given the ϵ -indicator between iterations of an experiment (the same observations apply for the other runs). We can see that in the first iterations, the front is always improved $(I_{\epsilon}(A_i, A_{i-1}) > 1 \text{ and } I_{\epsilon}(A_{i-1}, A_i) \leq 1)$ while in the last iterations, it begins to converge $(I_{\epsilon}(A_i, A_{i-1}) > 1 \text{ and } I_{\epsilon}(A_{i-1}, A_i) > 1)$.

Iteration	Averaged $I_{\epsilon}(A,R)$	Averaged $I_{\epsilon}(R,A)$
1	5.5255	1.0178
10	4.4307	1.0235
20	3.8102	1.1023
30	2.3614	1.1234
40	1.6569	1.2381

Table 5.2: Evolution of the binary ϵ -indicator (averaged values compared to the reference set R) over time

5.5 Unary hypervolume indicator

The hypervolume is an hybrid indicator. Since we already used a binary indicator (epsilon), we will use the hypervolume indicator I_H in its unary form. I_H , associated

$I_{\epsilon}(A,B)$	Run 1	Run 2	Run 3	Run 4	Run 5
Run 1	1	1.7270	1.3594	1.8664	1.2542
Run 2	1.5713	1	1.4122	1.7791	1.3420
Run 3	1.4737	1.8638	1	1.9268	1.3069
Run 4	1.3436	1.4564	1.2843	1	1.2365
Run 5	1.4214	1.7650	1.3918	1.7545	1

Table 5.3: Comparison of the binary ϵ -indicators for each experiment

Iteration	$I_{\epsilon}(A_i, A_{i-1})$	$I_{\epsilon}(A_{i-1},A_i)$
1	1.6674	1.1053
2	1.7223	1
3	2.4439	1
4	1.7477	1
5	2.0577	1
• • •	• • •	
38	1.8788	1.4916
39	1.5344	1.8065
40	1.9862	1.6609

Table 5.4: Comparison of the binary ϵ -indicators between iterations of the same experiment

with an approximation set A is given by the volume of the space portion that is weakly dominated by the set A [37].

The evolution of the hypervolume (averaged values) is given in Table 5.5 and in Figure 5.3. We can see that the value is (linearly) increasing over time.

The result for each experiment is also given, in Table 5.6 and the used reference point is the worst point computed from all the sets for normalized data. As we can see, the values are rather consistent from one run to another.

Iteration	Averaged hypervolume
1	0.0574
10	0.0701
20	0.0876
30	0.0931
40	0.1036

Table 5.5: Evolution of the unary hypervolume indicator (averaged values compared to the reference set R) over time




Figure 5.3: Evolution of the unary hypervolume indicator (averaged values compared to the reference set R over time

Run	I_H		
1	0.1171		
2	0.1105		
3	0.1015		
4	0.1185		
5	0.0939		

Table 5.6: Hypervolume for each experiment

5.6 Density of the Pareto front - gaps in the frontier

Another indicator of the Pareto front structure is its density. Here we will measure the density by finding gaps in the frontier. This will be done by counting the number of solutions in the neighborhood of another solution. Since the extreme distance between two solutions is 450.364 in average for the 5 runs (non-normalized), we consider that an acceptable neighborhood is twice the distance between two solutions if all the solutions were equidistant. We have thus a neighborhood of about 2. This test has shown that there was always at least one solution near another one, even for a neighborhood of 1, meaning that the algorithm can produce a sufficiently dense frontier.

5.7 Conclusion

In this chapter, we have shown that the proposed methodology has proved to be robust even if the problem contains criteria of heterogeneous nature. With the several indicators that we have analysed, we can conclude that the algorithm we used can show good properties of convergence, spread and density.

The methodology can thus be considered as robust even if the problem is not homogeneous (heterogeneous nature of the criteria).

Also, analyses have been performed to determine the shape of the Pareto front. Globally, the Pareto front is not convex, as one may expect since the heterogeneous nature of the criteria. This is probably due to some correlation between the criteria but this is still to be investigated.

6

Results exploitation

Chapter abstract

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

6.1 Introduction

In Chapter 4 we have shown how a 3D-SIC can be modelled and the problem we are dealing with in this work, as well as simulation results based on multi-objective optimization. In Chapter 5, we have shown that the methodology can show good convergence and diversity properties even if the problem contains criteria of heterogeneous nature. In this Chapter, we will discuss about how a designer could use these results and take advantage of a multi-criteria oriented methodology in the process of producing a 3D-SIC to, for instance, make a choice among the solutions of the Pareto frontier.

6.2 Preference modelling

As explained in Chapter 3, once a Pareto front has been determined or approximated, the next step is to choose among this set of solutions. One way to help decision makers to make their choice is to model their preferences, for instance with an outranking method. In the scope of this work, we will present the use of the PROMETHEE methodology as it has been developed in our department and has also shown good results in different fields [65].

6.2.1 PROMETHEE model

In order to use the PROMETHEE method, the decision maker has to inform about his preferences on the criteria, these being preference functions, indifference and preference thresholds and weights on the criteria (see Chapter 3). To illustrate this, we will use a PROMETHEE software called D-Sight that has been developed by Quantin Hayez and use the results of the simulations presented in Chapter 5.




Figure 6.1: GAIA plane of the case study




Figure 6.2: GAIA plane of the case study (criteria axis only)

6.3 How to pertinently represent multi-criteria information

6.4 On the use of a multi-criteria paradigm in microelectronics design

As described in Chapter 2, the multi-criteria paradigm is rarely used in the field of IC design; at best, trade-off analyses are performed. To our knowledge, more global multi-criteria analyses have not been carried out yet.

When discussing with design experts, it is quite interesting to see how they easily understand the stake of the MCDA paradigm and how it would be able to help designers facing IC development challenges. However, it is more difficult to make them adopt this approach for three main reasons that have appeared throughout several discussions:

- 1. "It is not how we optimise circuits" seems to be one of the most frequent statements. Indeed, the industry follows a uni-criterion paradigm and is not used to first explore several possible solutions and then determine good compromise solutions. The designers will generally decide about an architecture and try to optimise it to achieve the specifications.
- 2. Designers can understand how preference modelling work, however they are not used to answer questions about indifference/preference thresholds or criteria weights as they receive specifications to achieve. This would need a change in how the design of a circuit is approached and how specifications are formulated.
- 3. As a consequence of the fact that design space exploration is based on performance assessment, preference modelling would be based on estimated metrics. While it will provide relevant ordered information, this will not necessarily match the values of real specifications. Therefore, this adds a level of difficulty for the modelling.

6.5 Conclusion

7

Conclusions

In this thesis, we have studied the use of multi-objective optimisation and multi-criteria decision aid in the context of 3D-stacked integrated circuits design.

- [1] R. X. Cringely. (2013) Breaking moore's law @ONLINE. [Online]. Available: http://betanews.com/2013/10/15/breaking-moores-law/
- [2] R. Kirchain and L. Kimerling, "A roadmap for nanophotonics," *Nature Photonics*, vol. 1, pp. 303 305, jun 2007.
- [3] S. Al-Sarawi, D. Abbott, and P. Franzon, "A review of 3-d packaging technology," *Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on*, vol. 21, no. 1, pp. 2–14, feb 1998.
- [4] P. Pieters and E. Beyne, "3d wafer level packaging approach towards cost effective low loss high density 3d stacking," in *Electronic Packaging Technology*, 2006. ICEPT '06. 7th International Conference on, 26-29 2006, pp. 1 –4.
- [5] I. Bolsens, "2.5D ICs: Just a Stepping Stone or a Long Term Alternative to 3D." Xilinx Keynote, 2011. [Online]. Available: http://www.xilinx.com/innovation/research-labs/keynotes/3-D_Architectures.pdf
- [6] D. Milojevic, L. Montperrus, and D. Verkest, "Power dissipation of the network-on-chip in multi-processor system-on-chip dedicated for video coding applications," *Journal of Signal Processing Systems*, p. 15, June 2008.
- [7] S. Borkar, "Design perspectives on 22nm cmos and beyond," in *Design Automation Conference*, 2009. DAC '09. 46th ACM/IEEE, July 2009, pp. 93–94.
- [8] V. Zhirnov, I. Cavin, R.K., J. Hutchby, and G. Bourianoff, "Limits to binary logic switch scaling a gedanken model," *Proceedings of the IEEE*, vol. 91, no. 11, pp. 1934 1939, nov 2003.
- [9] D. Milojevic, R. Varadarajan, D. Seynhaeve, and P. Marchal, *PathFinding and TechTuning in Three Dimensional System Integration*, A. Papanikolaou, D. Soudris, and R. Radojcic, Eds. Springer, Nov 2011. [Online]. Available: http://www.springer.com/architecture+%26+design/architecture/book/978-1-4419-0961-9
- [10] S. Tans, A. Verschueren, and C. Dekker, "Room-temperature transistor based on a single carbon nanotube," *Nature*, vol. 393, no. 6680, pp. 49–52, 1998.

[11] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," *Nano Letters*, vol. 3, no. 2, pp. 149–152, 2003. [Online]. Available: http://pubs.acs.org/doi/abs/10.1021/nl0258751

- [12] D. Goldhaber-Gordon, H. Shtrikman, D. Mahalu, D. Abusch-Magder, U. Meirav, and M. A. Kastner, "Kondo effect in a single-electron transistor," *Nature*, vol. 391, no. 6663, pp. 156–159, Jan. 1998.
- [13] E. Sicard and S. Dhia, "An illustration of 90nm CMOS layout on pc," in *Devices, Circuits and Systems*, 2004. *Proceedings of the Fifth IEEE International Caracas Conference on*, vol. 1, 3-5 2004, pp. 315 318.
- [14] F. Microelectronics, "2008.1 product guide, assp, memory, asic," 2008.
- [15] K. Takahashi and M. Sekiguchi, "Through silicon via and 3-d wafer/chip stacking technology," in VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on, 0-0 2006, pp. 89 –92.
- [16] J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H.-R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, J.-W. Ryu, K. Park, S.-K. Kang, S.-Y. Kim, H. Kim, J.-M. Bang, H. Cho, M. Jang, C. Han, J.-B. Lee, K. Kyung, J.-S. Choi, and Y.-H. Jun, "A 1.2v 12.8gb/s 2gb mobile wide-i/o dram with 4 #x00d7;128 i/os using tsv-based stacking," in *Solid-State Circuits Conference Digest of Technical Papers* (ISSCC), 2011 IEEE International, feb. 2011, pp. 496 –498.
- [17] R. Patti, "Three-dimensional integrated circuits and the future of system-on-chip designs," *Proceedings of the IEEE*, vol. 94, no. 6, pp. 1214–1224, June 2006.
- [18] S. Das, A. Fan, K.-N. Chen, *et al.*, "Technology, performance, and computer-aided design of three-dimensional integrated circuits," pp. 108–115, 2004.
- [19] E. Beyne and B. Swinnen, "3D System Integration Technologies," *Integrated Circuit Design and Technology*, 2007. *ICICDT* '07. *IEEE International Conference on*, pp. 1–3, May 2007.
- [20] A. V. Biest, D. Milojevic, and F. Robert, "Key enablers for next generation system-level design in microelectronics," in *Proc. 10th World Multi-Conference* on Systemics, Cybernetics and Informatics (WMSCI), Orlando (Florida), 16-19 July 2006, 2006.
- [21] F. Robert, "Reconfigurable architectures," University Lecture, Université libre de Bruxelles, 2013.
- [22] S. Mohanty and V. K. Prasanna, "Rapid system-level performance evaluation and optimization for application mapping onto soc architectures," in *in Proc. of the IEEE International ASIC/SOC Conference*, 2002.
- [23] K. Ueda, K. Sakanushi, Y. Takeuchi, and M. Imai, "Architecture-level performance estimation method based on system-level profiling," *Computers and Digital Techniques, IEEE Proceedings* -, vol. 152, no. 1, pp. 12–19, 2005.

[24] ESTECO. (2001) Esteco - leader in engineering design optimization software, process integration and multidisciplinary optimization with modefrontier @ONLINE. [Online]. Available: http://www.esteco.com/index.jsp

- [25] MULTICUBE. (2008) Multicube @ONLINE. [Online]. Available: http://www.multicube.eu/
- [26] C. Silvano, G. Palermo, V. Zaccaria, W. Fornaciari, R. Zafalon, S. Bocchio, M. Martinez, M. Wouters, G. Vanmeerbeeck, P. Avasare, L. Onesti, C. Kavka, U. Bondi, G. Mariani, E. Villar, H. Posadas, C. Y. Q., F. Dongrui, and Z. Hao, "Multicube: Multi-objective design space exploration of multiprocessor architectures for embedded multimedia applications," in *Proceedings of the DATE'09 workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications*, Nice, France, April 2009.
- [27] M. Explorer. (2009) Multicube explorer @ONLINE. [Online]. Available: http://home.dei.polimi.it/zaccaria/multicube_explorer_v1/Home.html
- [28] Multicube-SCoPE. (2009) Multicube-scope @ONLINE. [Online]. Available: http://www.teisa.unican.es/gim/en/scope/multicube.html
- [29] SCoPE. (2004) Scope @ONLINE. [Online]. Available: http://www.teisa.unican.es/gim/en/scope/scope_web/scope_home.php
- [30] C. Weis, N. Wehn, L. Igor, and L. Benini, "Design space exploration for 3d-stacked drams," in *Design, Automation Test in Europe Conference Exhibition (DATE)*, 2011, march 2011, pp. 1–6.
- [31] Y. Xie, G. H. Loh, B. Black, and K. Bernstein, "Design space exploration for 3d architectures," *J. Emerg. Technol. Comput. Syst.*, vol. 2, no. 2, pp. 65–103, Apr. 2006. [Online]. Available: http://doi.acm.org/10.1145/1148015.1148016
- [32] Y. Xie and Y. Ma, "Design space exploration for 3d integrated circuits," in *Solid-State and Integrated-Circuit Technology*, 2008. ICSICT 2008. 9th International Conference on, oct. 2008, pp. 2317 –2320.
- [33] J. Cong, A. Jagannathan, Y. Ma, G. Reinman, J. Wei, and Y. Zhang, "An automated design flow for 3d microarchitecture evaluation," in *Design Automation*, 2006. Asia and South Pacific Conference on, Jan 2006, pp. 6 pp.—.
- [34] D. Milojevic, R. Radojcic, R. Carpenter, and P. Marchal, "Pathfinding: A design methodology for fast exploration and optimisation of 3d-stacked integrated circuits," in *System-on-Chip*, 2009. SOC 2009. International Symposium on, oct. 2009, pp. 118 –123.
- [35] D. Milojevic, T. Carlson, K. Croes, R. Radojcic, D. F. Ragett, D. Seynhaeve, F. Angiolini, G. V. der Plas, and P. Marchal, "Automated pathfinding tool chain for 3D-stacked integrated circuits: Practical case study." in *3DIC*. IEEE, 2009, pp. 1–6.

[36] J. Brans and B. Mareschal, *PROMETHEE-GAIA*. Une Méthodologie d'Aide à la Décision en Présence de Critères Multiples. Paris, France: Ellipses, 2002.

- [37] E.-G. Talbi, *Metaheuristics : from design to implementation*. John Wiley & Sons, 2009.
- [38] G. B. Dantzig, Maximization of a Linear Function of Variables Subject to Linear Inequalities, in Activity Analysis of Production and Allocation. New York: Wiley, 1951, ch. XXI.
- [39] N. Karmarkar, "A new polynomial-time algorithm for linear programming," *Combinatorica*, vol. 4, no. 4, pp. 373–395, Dec. 1984. [Online]. Available: http://dx.doi.org/10.1007/BF02579150
- [40] P. Vincke, Multicriteria Decision-Aid. J. Wiley, New York, 1992.
- [41] M. Ehrgott and X. Gandibleux, *Multiple Criteria Optimization*. *State of the art annotated bibliographic surveys*. Kluwer Academic, Dordrecht, 2002.
- [42] R. E. Steuer, *Multiple Criteria Optimization: Theory, Computation and Application*. John Wiley, New York, 546 pp, 1986.
- [43] J. Holland, "Adaptation in natural and artificial systems," 1975.
- [44] F. Glover, "Heuristics for integer programming using surrogate constraints," *Decision Sciences*, vol. 8, no. 1, pp. 156–166, 1977.
- [45] S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," *Science*, vol. 220, pp. 671–680, 1983.
- [46] F. Glover, "Future paths for integer programming and links to artificial intelligence," *Computers & Operations Research*, vol. 13, no. 5, pp. 533–549, 1986.
- [47] P. Moscato, "On evolution, search, optimization, genetic algorithms and martial arts: Towards memetic algorithms," Caltech Concurrent Computation Program, Tech. Rep., 1989.
- [48] M. Dorigo, "Optimization, Learning and Natural Algorithms (in Italian)," Ph.D. dissertation, Politecnico di Milano, Italy, 1992.
- [49] J. Dréo, A. Pétrowski, P. Siarry, and E. Taillard, *Metaheuristics for Hard Optimization*. Springer, 2006.
- [50] R. T. Marler and J. S. Arora, "Survey of multi-objective optimization methods for engineering," *Structural and Multidisciplinary Optimization*, vol. 26, no. 6, pp. 369–395, Apr. 2004. [Online]. Available: http://dx.doi.org/10.1007/s00158-003-0368-6
- [51] K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, "A fast and elitist multiobjective genetic algorithm: NSGA-II," *IEEE Transactions on Evolutionary Computation*, vol. 6, pp. 182–197, 2000.

[52] N. Srinivas and K. Deb, "Multiobjective optimization using nondominated sorting in genetic algorithms," *Evolutionary Computation*, vol. 2, pp. 221–248, 1994.

- [53] V. Belton and T. Stewart, *Muliple Criteria Decision Analysis: An Integrated Approach*. Dordrecht: Kluwer Academic, 2002.
- [54] J. Dyer, "MAUT multiattribute utility theory," in *Multiple Criteria Decision Analysis: State of the Art Surveys*, J. Figueira, S. Greco, and M. Ehrgott, Eds. Boston, Dordrecht, London: Springer Verlag, 2005, pp. 265–285. [Online]. Available: http://www.springeronline.com/sgw/cda/frontpage/0,11855,5-165-22-34954528-0,00.html
- [55] T. Saaty, "The Analytic Hierarchy and Analytic Network Processes for the Measurement of Intangible Criteria and for Decision-Making," in *Multiple Criteria Decision Analysis: State of the Art Surveys*, J. Figueira, S. Greco, and M. Ehrgott, Eds. Boston, Dordrecht, London: Springer Verlag, 2005, pp. 345–408. [Online]. Available: http://www.springeronline.com/sgw/cda/frontpage/0,11855,5-165-22-34954528-0,00.html
- [56] R. Benayoun, J. de Montgolfier, J. Tergny, and O. Larichev, "Linear programming with multiple objective functions: Step method (STEM)," *Mathematical Programming*, vol. 1, no. 3, pp. 366–375, 1971.
- [57] H. Nakayama and Y. Sawaragi, "Satisficing trade-off method for multiobjective programming," in *Interactive Decision Analysis*, ser. Lecture Notes in Economics and Mathematical Systems, M. Grauer and A. Wierzbicki, Eds. Springer Berlin Heidelberg, 1984, vol. 229, pp. 113–122. [Online]. Available: http://dx.doi.org/10.1007/978-3-662-00184-4_13
- [58] J. Brans and P. Vincke, "A preference ranking organization method," *Management Science*, vol. 31, no. 6, pp. 647–656, 1985.
- [59] R. Benayoun, B. Roy, and B. Sussman, "ELECTRE: une méthode pour guider le choix en présence des points de vue multiples," SEMA-METRA International, Direction Scientifique, Tech. Rep., 1966, note de travail 49.
- [60] J. Figueira, S. Greco, and M. Ehrgott, *Multiple Criteria Decision Analysis: State of the Art Surveys*. Boston, Dordrecht, London: Springer Verlag, 2005.
- [61] P. Fishburn, Utility Theory for Decision Making. Wiley, New York, 1970.
- [62] R. Keeney and H. Raiffa, *Decisions with multiple objectives: Preferences and value tradeoffs.* J. Wiley, New York", 1976.
- [63] B. Mareschal and J. Brans, "Geometrical representations for MCDA," *European Journal of Operational Research*, vol. 34, pp. 69–77, 1988.
- [64] J. Brans, B. Mareschal, and P. Vincke, "PROMETHEE: a new family of outranking methods in multicriteria analysis," in *Operational Research*, *IFORS* 84, J. Brans, Ed. North Holland, Amsterdam, 1984, pp. 477–490.

78 Index

[65] M. Behzadian, R. Kazemzadeh, A. Albadvi, and M. Aghdasi, "PROMETHEE: A comprehensive literature review on methodologies and applications," *European Journal of Operational Research*, vol. 200, no. 1, pp. 198–215, 2010. [Online]. Available: http://EconPapers.repec.org/RePEc:eee:ejores:v: 200:y:2010:i:1:p:198-215

- [66] J. Figueira, V. Mousseau, and B. Roy, "ELECTRE methods," in *Multiple Criteria Decision Analysis: State of the Art Surveys*, J. Figueira, S. Greco, and M. Ehrgott, Eds. Boston, Dordrecht, London: Springer Verlag, 2005, pp. 133–162. [Online]. Available: http://www.springeronline.com/sgw/cda/frontpage/0,11855,5-165-22-34954528-0,00.html
- [67] F.-J. Veredas, M. Scheppler, W. Moffat, and B. Mei, "Custom implementation of the coarse-grained reconfigurable adres architecture for multimedia purposes." in *FPL*, T. Rissa, S. J. E. Wilton, and P. H. W. Leong, Eds. IEEE, 2005, pp. 106–111.
- [68] L. Davis, "Adapting operator probabilities in genetic algorithms," in *Proceedings of the third international conference on Genetic algorithms*. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 1989, pp. 61–69. [Online]. Available: http://dl.acm.org/citation.cfm?id=93126.93146
- [69] J. Hart and A. Shogan, "Semi-greedy heuristics: An empirical study," *Operations Research Letters*, vol. 6, pp. 107–114, 1987.
- [70] E. Zitzler, L. Thiele, M. Laumanns, C. Fonseca, and V. da Fonseca, "Performance assessment of multiobjective optimizers: an analysis and review," *Evolutionary Computation*, *IEEE Transactions on*, vol. 7, no. 2, pp. 117 132, april 2003.