

Assignment 1 Report

Liam Watson

May 6, 2026

1 Introduction

This report details answers to key questions posed throughout the Digital Watch Part 1 Assignment and analyses all waveforms given by each module using a Testbench. We aim to highlight key findings and confirm all output behaves as expected after testing.

Repository `fpga-digital-watch` forked and `seven_segment` module completed locally. Changes committed and pushed as backup to GitHub.

2 Report 1

Report 1

Explain why Verilator accepts `if (blank)` but not `if (ACTIVE_LOW)`.

Figure 1: Screenshot taken from `Digital_Watch_Part_1.pdf`

Verilator only accepts `blank` otherwise the signal `blank` is not used in the instance `seven_segment`.

3 Report 2

Report 2

For every module, include a screenshot of the waveforms and briefly explain why they are correct, pointing to specific features in the traces.

Figure 2: Screenshot taken from `Digital_Watch_Part_1.pdf`

3.1 Seven Segment Display




Figure 3: Measured waveform for `seven_segment.sv`

The waveform for `seven_segment` displays inputs `blank`, `digit`, and output `segments`. We observe that:

- When `blank` is low `segments` corresponds to the appropriate display output (e.g. when `digit` = 1, `segments` = 79 or 7'b1111001).
- When `blank` is high `segments` is set to 7F or 7'b1111111 which turns off all segments.

3.2 Parameterised Up-Down Counter with Enable




Figure 4: Measured waveform for up_down_counter.sv

The waveform displays inputs **clk**, **enable**, **up** and output **count**. **MAX** is set to 5 and **WIDTH** set to 3 in our Testbench. We observe that:

- When **enable** is low **count** holds its current value at 0.
- When **enable** and **up** are high **count** increments and wraps after **count** = 5.
- When **enable** is high and **up** is low **count** decrements and wraps after **count** = 0.

3.3 Binary to Binary-Coded Decimal




Figure 5: Measured waveform for binary_to_bcd.sv

The waveform displays inputs **bin**, and outputs **tens**, and **ones**. We observe that:

- **bin** displays input digit.
- **tens** corresponds with 10s column of **bin**.
- **ones** corresponds with 1s column of **bin**.

3.4 Cascaded Hour-Minute-Second Counter with Enable




Figure 6: Measured waveform for hms_counter.sv

The waveform displays inputs **clock**, **enable** and outputs **hours**, **minutes** and **seconds**. We observe that:

- When **enable** is low all outputs hold current value.
- When **enable** is high **seconds** increments every rising clock edge.
- **minutes** increments after **seconds** reaches its max value.
- **hours** increments after **minutes** reaches its max value.
- each counter wraps after its max value is reached.

3.5 Modulo N Counter




Figure 7: Measured waveform for mod_n_counter.sv

The waveform displays inputs **clk**, **rst**, and **enable** and output **count**. We observe that:

- When **enable** is low all outputs hold current value.
- When **rst** is high **count** is reset to 0 and has priority over **enable**.
- When **enable** is high and **rst** is low **count** increments every rising clock edge.
- **count** wraps after **N - 1** is reached.

3.6 Restartable Rate Generator




Figure 8: Measured waveform for restartable_rate_generator.sv

The waveform displays inputs **clk**, and **run**, and output **tick**. We observe that:

- When **run** is low **tick** is low.
- When **run** is high for **CYCLE_COUNT - 1** rising edges **tick** outputs a one cycle pulse.

3.7 Top Time Display V1




Figure 9: Measured waveform for top_time_display_v1.sv

The waveform displays inputs **clk**, and **SW**, and outputs **HEX0**, **HEX1**, **HEX2**, **HEX3**, **HEX4**, and **HEX5**. We observe that:

- When **SW** is 00 counter holds 00:00:00.
- When **SW** is high second counter increments every cycle and minutes increments to 1 when seconds rolls over from 59 to 0.

3.8 Pulse Width Generator




Figure 10: Measured waveform for pwm_generator.sv

The waveform displays inputs **clk**, and **rst**, and output **pwm_out**. We observe that:

- When **pwm_out** has period of **PERIOD_CYCLES** and is high for first [**DUTY_CYCLES**].
- When **rst** is high **pwm_out** stays high next clock edge.

3.9 Rising Edge Detector




Figure 11: Measured waveform for rising_edge_detector.sv

The waveform displays inputs **clk**, and outputs **sig_in** and **rise**. We observe that:

- When **sig_in** is high **rise** is high for remainder of clock cycle.

3.10 Button Hold Detect




Figure 12: Measured waveform for button_hold_detect.sv

The waveform displays inputs **clk** and **button** and output **held**. We observe that:

- **held** goes high after **button** is pressed for **HOLD_CYCLES** only.
- **held** goes low after button has been released.

3.11 Button Hold Pulse




Figure 13: Measured waveform for button_hold_pulse.sv

The waveform displays inputs **clk** and **button** and output **pulse**. We observe that:

- **pulse** goes high for a single clock cycle after **button** is pressed for appropriate **HOLD_CYCLES** within **button_hold_detect** module.

3.12 Button Auto Repeat




Figure 14: Measured waveform for button_auto_repeat.sv

The waveform displays inputs **clk** and **button** and output **pulse**. We observe that:

- **pulse** goes high for a single clock cycle after **button** is pressed.
- **pulse** train after **button** has been held for **HOLD_CYCLES - REPEAT_CYCLES + 1**.

3.13 Arming Latch




Figure 15: Measured waveform for arming_latch.sv

The waveform displays inputs **clk**, **arm**, and **disarm** and output **armed**. We observe that:

- **armed** goes low next rising edge if **disarm** is high.
- **armed** goes high if **arm** is high and **disarm** is low.

3.14 Edit Mode Select




Figure 16: Measured waveform for edit_mode_select.sv

The waveform displays inputs **clk**, **buton**, and output **mode.enable**. We observe that:

- **mode_enable** increments if **button** is held high for **long_press**.
- **mode_enable** then increments to next mode after **press**
- Once **mode_enable** passes last mode must hold for **long_press** again to enter mode select.

3.15 Editable Counter




Figure 17: Measured waveform for `editable_counter.sv`

The waveform displays inputs `clk`, `tick`, `edit_mode`, `inc`, `dec` and output `count`. We observe that:

- When `edit_mode` is low `count` increments every tick.
- When `edit_mode` is and `inc` high `count` increments.
- When `edit_mode` is high and `dec` is high `count` decrements.
- When both `inc` and `dec` are high when `edit_mode` is high `count` holds value.

3.16 Key Synchroniser




Figure 18: Measured waveform for `key_synchroniser.sv`

The waveform displays inputs `clk`, `key_n`, and output `key_sync`. We observe that:

- `key_sync` displays a one cycle delayed inverted output of `key_n`.

3.17 Decimal Display Driver




Figure 19: Measured waveform for `decimal_display_driver.sv`

The waveform displays inputs `blank[n]`, `value[n]`, and outputs `HEX0` - `HEX5`. We observe that:

- `value` is converted to the corresponding tens and ones values and displayed on our `HEX` outputs.
- When `blank` is asserted the corresponding `HEX` displays are turned off indicated by the output `111_1111`.

3.18 User Top Watch V1




Figure 20: Measured waveform for user_top_watch_v1.sv

The waveform displays inputs **clk**, and outputs **seconds_disp**, **minutes_disp**, and **hours_disp**. We observe that:

- **seconds_disp** increments every **seconds_tick**.
- **minutes_disp** increments when **seconds_disp** wraps and **seconds_tick** asserts.
- **hours_disp** does not display increment however it does increment when **minutes_disp** and **seconds_disp** wraps and **seconds_tick** asserts.

3.19 User Top Watch V2



Figure 21: Measured waveform for user_top_watch_v2.sv

The waveform displays inputs **clk**, and **button** and outputs **blank_seconds**, **blank_minutes**, **blank_hours**, and **seconds_disp**. We observe that:

- **seconds_disp** increments prior to long press of the button being registered.
- Initial pulse for **blank_seconds** then 2Hz pulse before next button press.
- After next button press edit mode updated and **blank_minutes** displays 2Hz pulse
- After next button press edit mode updated and **blank_hours** displays 2Hz pulse.
- After another button press we exit edit mode and **seconds_disp** begins to increment again.

4 Report 3

Report 3

At the start of your report, describe your backup strategy.

Figure 22: Screenshot taken from Digital_Watch_Part_1.pdf

Repository fpga-digital-watch forked and modules completed locally. Changes are then committed and pushed to GitHub after a working session, or after a module has been implemented and tested.

5 Report 4

Report 4

Explain what binary-coded decimal (BCD) is. You may need to research it.

Figure 23: Screenshot taken from Digital_Watch_Part_1.pdf

Binary-coded decimal (BCD) encodes a decimal number into a single binary digit for each place value.

6 Report 5

Report 5

Explain how `localparam CounterWidth = $clog2(CYCLE_COUNT);` works.

Figure 24: Screenshot taken from Digital_Watch_Part_1.pdf

This allows us to set the minimum address width for CounterWidth according to the size of CYCLE_COUNT without the need to state the bit width explicitly. `$2clog(CYCLE_COUNT)` will calculate the smallest power of 2 that will cover the memory required for CYCLE_COUNT.

7 Report 6



Figure 25: Measured waveform for `restartable_rate_generator.sv` for case `CYCLE_COUNT = 1`

The waveform displays inputs `clk`, and `run`, and output `tick`. We observe that:

- When `run` is low `tick` is low.
- `tick` follows `run` when high one cycle later. This one cycle delay is expected when implementing a Moore FSM.

8 Report 7

Report 7

Explain why this module is called a PWM generator.

Figure 26: Screenshot taken from Digital_Watch_Part_1.pdf

The module is called PWM generator as it generates a pulse wave and allows as to vary the pulse width with `DUTY_CYCLES`.

9 Report 8

Report 8

In `mod_n_counter`, `rst` takes priority over `enable`. Comment on the benefit of this design choice.

Figure 27: Screenshot taken from Digital_Watch_Part_1.pdf

In our `mod_n_counter` module `rst` takes priority in the sequential logic within the flip-flop block so that the `count` is reset at the next rising clock edge. This ensures count is reset whilst keeping our circuit synchronous.

10 Report 9

Report 9

Explain why the next-state logic may depend on the output `held` without violating the Moore FSM constraint.

Figure 28: Screenshot taken from Digital_Watch_Part_1.pdf

Our state has two variables `held` and `count` and there is no direct path to our output from our input. `held` is a registered output and therefore a part of our current state.

11 Report 10

Report 10

Explain what this module does. Justify your explanation by referring to the generated waveforms, being precise about timing.

Figure 29: Screenshot taken from Digital_Watch_Part_1.pdf

Our `button_hold_pulse` module outputs a one clock cycle pulse once the button runs for the specified `HOLD_CYCLES` within `button_hold_detect` module which has been instantiated in this module.

12 Report 11

Report 11

Explain how `button_hold_pulse` is a Moore FSM despite `rising_edge_detector` being Mealy.

Figure 30: Screenshot taken from Digital_Watch_Part_1.pdf

The module `button_hold_pulse` is a Moore FSM as the input `held` is sent from `button_hold_detect` which is a Moore FSM. Meaning, the input to `button_hold_pulse` can only occur on a rising clock edge.

13 Report 12

Report 12

Include your block diagram and explain the combinational logic you used for `enable_counter`, `reset_counter`, and `disarm`.

Figure 31: Screenshot taken from Digital_Watch_Part_1.pdf




Figure 32: Block diagram created using draw.io

The following combinational logic was used to drive our `mod_n_counter`:

- `enable_counter` is assigned `press && armed` which ensures our `arming_latch` has been armed before registering a button press to enable our counter.
- `reset_counter` is simply assigned to `disarm`.
- `disarm` is assigned `press && armed && (count == 2)` to disarm our latch and reset our counter on the press that steps past the last mode. This ensures the circuit registers a new long press before re-entering edit mode.

14 Report 13

Report 13

Explain why `wire` was used instead of `logic` for the three event signals.

Figure 33: Screenshot taken from Digital_Watch_Part_1.pdf

We can use `wire` we are using combinational signals driven by continuous assignments and do not need to store a value.

15 Report 14

Report 14

Reflect on the role of the test suite.

- **Manual testing cost.** Imagine verifying each version of the watch manually on the board as you build it up. For timekeeping alone you would need to observe seconds rolling over into minutes, minutes into hours, and hours back to zero. As more features are added, the number of button-press combinations to check grows rapidly. How long would thorough testing of a single version take, and would you want to repeat this for every version?
- **Regression testing.** Each new feature risks breaking code that already worked. Given your answer above, how valuable is it that the automated test suite can catch such a regression immediately?
- **Simulation speed.** The testbench overrides `CYCLES_PER_SECOND` to a small value. What would happen if the production value of 50 000 000 were used instead? What does this suggest about designing hardware with testability in mind from the outset?

Figure 34: Screenshot taken from Digital_Watch_Part_1.pdf

To thoroughly test our stop watch manually we would need to observe that each tick increments correctly which would take 24 hours at least. This is without factoring in the button presses which increases the testing time required and complexity of the testing exponentially with each input added to the system. Every new version would need to be tested the same amount of time at least, although likely longer.

Regression testing ensures that previous test cycles are not wasted and that we are safely building upon our already implemented code. Given that significant amounts of time may have already gone into testing previous versions we want to be able to pinpoint if any new additions break our existing code where possible

Setting the production values to 50,000,000 would make it difficult to verify within our testing environment and especially if we were manually test our design. These speeds exceed human perception making verification impossible depending on which module we test. Designing hardware with testability from the outset makes sure we can use values that are easier to follow and verify which can then be scaled during production