



# RISC-V Platform Level Interrupt Controller

*Datasheet (v1.2)*

[HTTP://ROALOGIC.GITHUB.IO/PLIC](http://roalogic.github.io/plic)

1st December, 2017

© ROA LOGIC B.V.

# Contents

---

<b>1</b>	<b>Product Brief</b>	<b>3</b>
1.1	Features . . . . .	3
<b>2</b>	<b>Specifications</b>	<b>4</b>
2.1	Overview . . . . .	4
2.2	PLIC Operation . . . . .	4
2.3	Interrupt Handling Handshake . . . . .	6
2.3.1	Overview . . . . .	6
2.3.2	Interrupt Request Stage . . . . .	6
2.3.3	Interrupt Notification Stage . . . . .	6
2.3.4	Claim Response Stage . . . . .	8
2.3.5	Interrupt Handler Stage . . . . .	8
2.3.6	Interrupt Completion Stage . . . . .	8
<b>3</b>	<b>Configurations</b>	<b>9</b>
3.1	Core Parameters . . . . .	9
3.2	AHB Interface Parameters . . . . .	9
3.2.1	HADDR_SIZE . . . . .	9
3.2.2	HDATA_SIZE . . . . .	9
3.2.3	SOURCES . . . . .	9
3.2.4	TARGETS . . . . .	9
3.3	PLIC Interface Parameters . . . . .	10
3.3.1	PRIORITIES . . . . .	10
3.3.2	MAX_PENDING_COUNT . . . . .	10
3.3.3	HAS_THRESHOLD . . . . .	10
3.3.4	HAS_CONFIG_REG . . . . .	10
<b>4</b>	<b>Interfaces</b>	<b>11</b>
4.1	AHB-Lite Interface . . . . .	11
4.1.1	HRESETn . . . . .	12
4.1.2	HCLK . . . . .	12
4.1.3	HSEL . . . . .	12
4.1.4	HTRANS . . . . .	12
4.1.5	HADDR . . . . .	12

4.1.6	HWDATA . . . . .	12
4.1.7	HRDATA . . . . .	12
4.1.8	HWRITE . . . . .	12
4.1.9	HSIZE . . . . .	13
4.1.10	HBURST . . . . .	13
4.1.11	HPROT . . . . .	13
4.1.12	HREADYOUT . . . . .	14
4.1.13	HREADY . . . . .	14
4.1.14	HRESP . . . . .	14
4.2	Interrupt Interface . . . . .	14
4.2.1	SRC . . . . .	14
4.2.2	IRQ . . . . .	14
4.3	Register Interface . . . . .	14
4.3.1	Register Descriptions . . . . .	15
4.3.2	Register Address Mapping . . . . .	17
4.3.3	Dynamic Register Examples . . . . .	21
<b>5</b>	<b>Resources</b>	<b>25</b>
<b>6</b>	<b>References</b>	<b>26</b>
<b>7</b>	<b>Revision History</b>	<b>27</b>

# 1. Product Brief

---

The Roa Logic RISC-V PLIC (Platform Level Interrupt Controller) IP is a fully parameterised soft IP implementing the Interrupt Controller defined in the [RISC-V Privileged v1.10 specification](#)<sup>1</sup>.

The IP features an AHB-Lite Slave interface, fully compliant with the [AMBA 3 AHB-Lite v1.0](#) specifications.

Bus address and data widths as well as the number of Interrupt Sources and Targets supported are configurable via compile-time parameters. The controller further supports user configurable priority levels and pending events, in addition to interrupt masking via programmable priority thresholds.




Figure 1.1: PLIC Port Diagram

## 1.1 Features

- AHB-Lite Interface with parameterised address and data width
- User defined number of Interrupt Sources and Targets
- User defined priority level per Interrupt Source
- Interrupt masking per target via Priority Threshold support
- User defined Interrupt Pending queue depth per source

---

<sup>1</sup>Full specification details are provided in the References section

## 2. Specifications

### 2.1 Overview

The RISC-V PLIC IP core is a fully parameterised Platform-Level Interrupt Controller, featuring a single AHB-Lite Slave interface and support for a user-defined number of both Interrupt Sources and Targets.

The purpose of the PLIC core is to connect multiple interrupt sources to one or more interrupt targets. The core supports a programmable number of simultaneous pending interrupt requests per source and individual routing of those interrupt requests to each target.

Per the [RISC-V Privileged Architecture Instruction Set specification \(v1.10\)](#), the core performs full interrupt prioritisation of each interrupt source; each may be assigned a separate priority and enabled per target via a matrix of interrupt enable bits. Further, an optional priority threshold per target may be defined to mask lower priority interrupts.

To reduce latency, the PLIC core presents all asserted interrupts to the target in priority order, queuing them so that a software interrupt handler can service all pending interrupts without the need to restore the interrupted context.

For illustration, a simplified example system using the PLIC core is shown below:




Figure 2.1: PLIC System Diagram

### 2.2 PLIC Operation

As stated in the [RISC-V Privileged Architecture Instruction Set specification \(v1.10\)](#):

PLIC connects global *interrupt sources*, which are usually I/O devices, to *interrupt targets*, which are usually *hart contexts*. The PLIC contains multiple *interrupt gateways*, one per interrupt source, together with a *PLIC core* that

performs interrupt prioritization and routing. Global interrupts are sent from their source to an *interrupt gateway* that processes the interrupt signal from each source and sends a single *interrupt request* to the PLIC core, which latches these in the core interrupt pending bits (IP). Each interrupt source is assigned a separate priority. The PLIC core contains a matrix of interrupt enable (IE) bits to select the interrupts that are enabled for each target. The PLIC core forwards an *interrupt notification* to one or more targets if the targets have any pending interrupts enabled, and the priority of the pending interrupts exceeds a per-target threshold. When the target takes the external interrupt, it sends an *interrupt claim* request to retrieve the identifier of the highest-priority global interrupt source pending for that target from the PLIC core, which then clears the corresponding interrupt source pending bit. After the target has serviced the interrupt, it sends the associated interrupt gateway an *interrupt completion* message and the interrupt gateway can now forward another interrupt request for the same source to the PLIC.




Figure 2.2: Platform-Level Interrupt Controller (PLIC) conceptual block diagram.

Figure 2.2 provides an overview of PLIC operation, showing the first two of potentially many interrupt sources, and the first two of potentially many interrupt targets.

## 2.3 Interrupt Handling Handshake

### 2.3.1 Overview

Figure 2.3 shows the logical flow of the Interrupt Handling Handshake as implemented by the Roa Logic PLIC core. The following sections describe the stages depicted: Interrupt Request, Interrupt Notification, Interrupt Claim Response, Processing the Interrupt and Interrupt Completion.

Prior to operation, the PLIC system must be defined and configured as follows:

- Each source must be assigned an Interrupt Identifier (ID) - a unique unsigned integer. This identifier will determine interrupt priority when 2 or more interrupts with the same priority level are asserted; The *lower* the ID assigned to the source, the *greater* the interrupt priority
- A matrix of Interrupt Enable vectors - one IE register per target - must be set to determine which target processes the interrupts from which source.
- Each Interrupt Source attached to the PLIC assigned a Priority Level - an unsigned integer value - that determines the relative priority of the interrupt source. Larger values have higher priority.
- Optionally, a Priority Threshold per target set to mask lower priority interrupts such that interrupts will only be presented to a target if the assigned Priority Level is greater than the Priority Threshold.

### 2.3.2 Interrupt Request Stage

A source asserts an interrupt request to the PLIC. The PLIC validates the request by first checking if an interrupt enable bit is set for each target and if the priority of the interrupt source exceeds any defined Interrupt Priority Threshold. If these conditions do not hold, the Interrupt Request is deemed invalid and stalled pending updates to the interrupt enable and/or priority threshold bits.

The PLIC also determines if a previous interrupt request has been made by the same source. If an interrupt is defined as level triggered and has already been asserted but not yet serviced, the request is ignored. If an interrupt is defined as edge triggered and has already been asserted but not yet serviced, the request is queued by incrementing its Interrupt Pending counter. The depth of this counter is parameterised.

If the request is deemed valid the request is forwarded to the appropriate target. In the case of queued edge-triggered requests, the interrupt pending counter is decremented by one immediately upon claim of the interrupt by the target.

### 2.3.3 Interrupt Notification Stage

A target is notified of an interrupt request by asserting the IRQ output for that target. The PLIC blocks forwarding any further requests from the interrupt source until the current request is serviced.




Figure 2.3: Interrupt Handling Handshake

On each clock cycle the ID register is loaded with the unique identifier of the highest priority interrupt to be processed. This ensures that the Interrupt Service Routine always reads the highest pending interrupt request.



### 2.3.4 Claim Response Stage

A target makes an interrupt claim response by reading the ID register, which also notifies the target of the interrupt source to service. The PLIC de-asserts the IRQ output for the target in response to the claim. unless another, lower priority, interrupt is still pending.

### 2.3.5 Interrupt Handler Stage

If the ID read is greater than zero, the target services the identified interrupt source. If the ID read is zero, this indicates no outstanding pending interrupts remain and the handler may terminate.

### 2.3.6 Interrupt Completion Stage

Once an interrupt has been serviced, completion is signalled to the PLIC by writing to the ID register. The act of writing to the register is the completion notification; the value written is irrelevant.

On receiving the completion notification the PLIC will again allow interrupts to be forwarded from the corresponding source.

The Interrupt Handler may then exit, however it is possible a new interrupt request may have been asserted while the handler was running. To reduce latency the handler may instead determine if a new interrupt has been received and if so again claim the interrupt (See earlier). In this way the interrupt handler can service all interrupts without the need to restore the interrupted context.

## 3. Configurations

### 3.1 Core Parameters

The size and implementation style of the PLIC module is defined via HDL parameters as specified below:

Parameter	Type	Default	Description
<i>AHB Interface:</i>			
HADDR_SIZE	Integer	32	Width of AHB Address Bus
HDATA_SIZE	Integer	32	Width of AHB Data Buses
<i>PLIC Configuration:</i>			
SOURCES	Integer	16	Number of Interrupt Sources
TARGETS	Integer	4	Number of Interrupt Targets
PRIORITIES	Integer	8	Number of Priority Levels
MAX_PENDING_COUNT	Integer	8	Max number of pending events
HAS_THRESHOLD	Integer	1	Is Threshold Implemented
HAS_CONFIG_REG	Integer	1	Is Config Reg. Implemented

Table 3.1: Core Parameters

### 3.2 AHB Interface Parameters

#### 3.2.1 HADDR\_SIZE

The `HADDR_SIZE` parameter specifies the address bus size to connect to the AHB-Lite based host. Valid values are 32 and 64. The default value is 32.

#### 3.2.2 HDATA\_SIZE

The `HDATA_SIZE` parameter specifies the data bus size to connect to the AHB-Lite based host. Valid values are 32 and 64. The default value is 32.

#### 3.2.3 SOURCES

The `SOURCES` parameter defines the number of individual interrupt sources supported by the PLIC IP. The default value is 16. The minimum value is 1.

#### 3.2.4 TARGETS

The `TARGETS` parameter defines the number of targets supported by the PLIC IP. The default value is 4. The minimum value is 1.

## 3.3 PLIC Interface Parameters

### 3.3.1 PRIORITIES

The PLIC IP supports prioritisation of individual interrupt sources. The **PRIORITIES** parameter defines the number of priority levels supported by the PLIC IP. The default value is 8. The minimum value is 1.

### 3.3.2 MAX\_PENDING\_COUNT

An interrupt source may generate multiple edge-triggered interrupts before being fully serviced by the target. To support this the PLIC is able to queue these requests up to a user-defined limit per interrupt source. This limit is defined by the parameter **MAX\_PENDING\_COUNT**.

If the number of interrupts generated by a source exceeds the value of **MAX\_PENDING\_COUNT**, those additional interrupts are silently ignored.

The default value of **MAX\_PENDING\_COUNT** is 8. The minimum value is 0.

### 3.3.3 HAS\_THRESHOLD

The PLIC module supports interrupt thresholds – the masking of individual interrupt sources based on their priority level. The **HAS\_THRESHOLD** parameter defines if this capability is enabled.

The default value is enabled ('1'). To disable, this parameter should be set to '0'.

### 3.3.4 HAS\_CONFIG\_REG

The PLIC module supports an optional Configuration Register, which is documented in section 0. The **HAS\_CONFIG\_REG** parameter defines if this capability is enabled.

The default value is enabled ('1'). To disable, this parameter should be set to '0'.

## 4. Interfaces




Figure 4.1: PLIC Interfaces

### 4.1 AHB-Lite Interface

The AHB-Lite interface is a regular AHB-Lite slave port. All signals are supported. See the [AMBA 3 AHB-Lite Specification](#) for a complete description of the signals.

Port	Size	Direction	Description
HRESETn	1	Input	Asynchronous active low reset
HCLK	1	Input	Clock Input
HSEL	1	Input	Bus Select
HTRANS	2	Input	Transfer Type
HADDR	HADDR_SIZE	Input	Address Bus
HWDATA	HDATA_SIZE	Input	Write Data Bus
HRDATA	HDATA_SIZE	Output	Read Data Bus
HWRITE	1	Input	Write Select
HSIZE	3	Input	Transfer Size
HBURST	3	Input	Transfer Burst Size
HPROT	4	Input	Transfer Protection Level
HREADYOUT	1	Output	Transfer Ready Output
HREADY	1	Input	Transfer Ready Input
HRESP	1	Output	Transfer Response

Table 4.1: PLIC Interface Signals

### 4.1.1 HRESETn

When the active low asynchronous HRESETn input is asserted ('0'), the interface is put into its initial reset state.

### 4.1.2 HCLK

HCLK is the interface system clock. All internal logic for the AHB-Lite interface operates at the rising edge of this system clock and AHB bus timings are related to the rising edge of HCLK.

### 4.1.3 HSEL

The AHB-Lite interface only responds to other signals on its bus – with the exception of the global asynchronous reset signal HRESETn – when HSEL is asserted ('1'). When HSEL is negated ('0') the interface considers the bus IDLE.

### 4.1.4 HTRANS

HTRANS indicates the type of the current transfer as shown in Table 4.2

HTRANS	Type	Description
00	IDLE	No transfer required
01	BUSY	Connected master is not ready to accept data, but intends to continue the current burst.
10	NONSEQ	First transfer of a burst or a single transfer
11	SEQ	Remaining transfers of a burst

Table 4.2: HTRANS Signal Types

### 4.1.5 HADDR

HADDR is the address bus. Its size is determined by the HADDR\_SIZE parameter and is driven to the connected peripheral.

### 4.1.6 HWDATA

HWDATA is the write data bus. Its size is determined by the HDATA\_SIZE parameter and is driven to the connected peripheral.

### 4.1.7 HRDATA

HRDATA is the read data bus. Its size is determined by the HDATA\_SIZE parameter and is sourced by the connected peripheral.

### 4.1.8 HWRITE

HWRITE is the read/write signal. HWRITE asserted ('1') indicates a write transfer.

### 4.1.9 HSIZE

HSIZE indicates the size of the current transfer as shown in table 4.3:

HSIZE	Size	Description
000	8 bit	Byte
001	16 bit	Half Word
010	32 bit	Word
011	64 bits	Double Word
100	128 bit	
101	256 bit	
110	512 bit	
111	1024 bit	

Table 4.3: HSIZE Values

### 4.1.10 HBURST

HBURST indicates the transaction burst type – a single transfer or part of a burst.

HBURST	Type	Description
000	SINGLE	Single access
001	INCR	Continuous incremental burst
010	WRAP4	4-beat wrapping burst
011	INCR4	4-beat incrementing burst
100	WRAP8	8-beat wrapping burst
101	INCR8	8-beat incrementing burst
110	WRAP16	16-beat wrapping burst
111	INCR16	16-beat incrementing burst

Table 4.4: HBURST Types

### 4.1.11 HPROT

The HPROT signals provide additional information about the bus transfer and are intended to implement a level of protection.

Bit#	Value	Description
3	1	Cacheable region addressed
	0	Non-cacheable region addressed
2	1	Bufferable
	0	Non-bufferable
1	1	Privileged Access
	0	User Access
0	1	Data Access
	0	Opcode fetch

Table 4.5: HPROT Indicators

#### 4.1.12 HREADYOUT

HREADYOUT indicates that the current transfer has finished. Note, for the AHB-Lite PLIC this signal is constantly asserted as the core is always ready for data access.

#### 4.1.13 HREADY

HREADY indicates whether or not the addressed peripheral is ready to transfer data. When HREADY is negated ('0') the peripheral is not ready, forcing wait states. When HREADY is asserted ('1') the peripheral is ready and the transfer completed.

#### 4.1.14 HRESP

HRESP is the instruction transfer response and indicates OKAY ('0') or ERROR ('1').

### 4.2 Interrupt Interface

The PLIC provides a single input bus to which all interrupt sources must connect, one bit of the bus per source. A single output bus similarly connects to all interrupt targets, one bit per target. The width of each of these interface buses is specified as a core parameter.

Port	Size	Direction	Description
SRC	SOURCES	Input	Interrupt Sources
IRQ	TARGETS	Output	Interrupt Requests

Table 4.6: PLIC Interface Signals

#### 4.2.1 SRC

Interrupt sources connect to the SRC[SOURCES-1..0] input of the PLIC module. The width of this interface is defined by the SOURCES parameter.

#### 4.2.2 IRQ

Interrupt targets are sourced by the IRQ[TARGETS-1..0] output of the PLIC module. The width of this interface is defined by the TARGETS parameter.

### 4.3 Register Interface

The operation and run-time configuration of the PLIC is managed via a memory mapped register interface consisting of the following registers:

Register	Registers	Width (bits)	Mode	Function
CONFIG	1	64	RO	Configuration
EL	1	SOURCES	RW	Edge/Level Trigger
IE	TARGETS	SOURCES	RW	Interrupt Enable

Table 4.7 continued on next page...

(Continued from previous page)

Register	Registers	Width (bits)	Mode	Function
ID	TARGETS	$\text{clog}_2(\text{SOURCES}+1)$	RW	ID of Highest priority IRQ, Int. Claim (R), Int. Complete (W)
PRIORITY	SOURCES	$\text{clog}_2(\text{PRIORITIES})$	RW	Priority Level
THRESHOLD	TARGETS	$\text{clog}_2(\text{PRIORITIES})$	RW	Priority Threshold

Table 4.7: PLIC Register Interface

Note:  $\text{clog}_2()$  refers to the System Verilog function by the same name, defined as:

*The system function \$clog2 shall return the ceiling of the log base 2 of the argument (the log rounded up to an integer value). The argument can be an integer or an arbitrary sized vector value. The argument shall be treated as an unsigned value, and an argument value of 0 shall produce a result of 0.*

### 4.3.1 Register Descriptions

The purpose and functionality of each register of the interface is documented in the following sections:

#### CONFIG

The CONFIG register is a Read-Only register that enables a software routine to determine the hardware configuration of the PLIC module.

When enabled via the HAS\_CONFIG\_REG hardware parameter, the CONFIG register returns a 64 bit value constructed as follows:

Bit Position	63	49	48	47	32	31	16	15	0
Value	0		HAS_THRESHOLD	PRIORITIES		TARGETS		SOURCES	

Figure 4.2: Configuration Register

The values, HAS\_THRESHOLD, PRIORITIES, TARGETS and SOURCES correspond to the hardware parameters documented in the section [3.1 Core Parameters](#).

The CONFIG register is always 64 bits. For 32 bit implementations this means 2 physical registers are required, 1 each for the upper and lower word. For 64 bit implementations a single register will be implemented.

#### EL

The EL Read/Write register defines if an interrupt source is Edge or Level Triggered. The number of interrupt sources, as defined by the SOURCES parameter, determines the width of the EL register. One bit within the register corresponds to an interrupt source, where a logic high ('1') defines a rising-edge triggered interrupt and a logic low ('0') defines a level triggered interrupt. These bits will be packed into the minimum number of registers.

The physical number of registers implemented can be calculated as follows:



$$\text{No. of Registers} = \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE})$$

Example: For a 32 bit system supporting 48 interrupt sources

$$\begin{aligned}\text{No. of Registers} &= \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE}) \\ &= \text{ROUNDUP}(48/32) \\ &= \text{ROUNDUP}(1.5) \\ &= 2\end{aligned}$$

## IE[]

A matrix of IE[] Read/Write registers define if an interrupt source is enabled or disabled for a specific target. When disabled, any interrupts generated by the source will be ignored by the PLIC.

The number of targets determines the number of IE[] registers. The number of interrupt sources, as defined by the SOURCES parameter, determines the width of each IE[] register.

One bit within the register corresponds to an individual interrupt source, where a logic high ('1') defines an interrupt source as enabled and a logic low ('0') as disabled. These bits will be packed into the fewest registers possible and the resulting number of registers calculated as follows:

$$\text{No. of Registers} = \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE}) * \text{TARGETS}$$

Example: For a 32 bit system supporting 48 interrupt sources and 4 targets

$$\begin{aligned}\text{No. of Registers} &= \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE}) * \text{TARGETS} \\ &= \text{ROUNDUP}(48/32) * 4 \\ &= \text{ROUNDUP}(1.5) * 4 \\ &= 2 * 4 \\ &= 8\end{aligned}$$

## ID[]

The ID[] Read/Write register identifies to each target the ID of the highest priority pending interrupt request.

$$\text{No. of Registers} = \text{TARGETS}$$

This register indicates to the target which of potentially multiple pending interrupts should be serviced rather than relying on this being resolved by the software Interrupt Service Routine.

When a target reads this register, this also indicates the target has claimed the interrupt for the defined source and will service the interrupt source.

A target then writes to this register to indicate completion of servicing the interrupt source. It is the action of writing to this register which generates the interrupt completion

notification – the value written will be ignored. Instead the register continues to identify the highest priority interrupt source to be serviced.

Given an ID of zero means that no interrupt is pending, the width of this register must be sufficient to support **SOURCES** number of interrupt sources. This means the width of ID register =  $\text{clog}_2(\text{SOURCES}+1)$

## PRIORITY[]

The **PRIORITY[]** Read/Write registers define the priority level of each interrupt source. Interrupt priority increases with larger values of **PRIORITY**.

There is one **PRIORITY[]** register per interrupt source as defined by the **SOURCES** parameter, identified as **PRIORITY[SOURCES-1:0]**. The width of each register is derived from the number of priority levels as defined by the **PRIORITIES** parameter.

Interrupt priority increases with larger values of **PRIORITY**.

## THRESHOLD[]

Each target may be assigned a priority threshold via the **THRESHOLD[]** registers. Only pending interrupts that have a priority strictly greater than the threshold will cause an interrupt notification to be sent to the target. A **THRESHOLD[]** value of 0 means that no interrupts will be masked.

### 4.3.2 Register Address Mapping

The PLIC supports a wide variety of options and unlimited user-definable number of both interrupt sources and targets. A register interface is used to configure and control the PLIC. This interface is specific to the implementation.

To ease the development of PLIC based systems, the Roa Logic PLIC implements a dynamic register interface, based on the IP's parameters. The PLIC packs multiple bit-fields into registers where feasible to minimise the required address space.

The following sections describe the calculations performed during generation of the dynamic register interface so that the user may determine the registers available and the memory mapping of those registers for a given implementation.

A spreadsheet in Microsoft Excel format is available to perform these calculations based on user-defined parameters to show the registers and memory mapping. Further, simulation of the PLIC will also show the registers and memory mapping in the simulator output log.

## Itemising Register Requirements

The section *Register Interface* provides a summary of the registers required to control and configure the PLIC. The following sections provide more details of those requirements.

### CONFIG Register:

The **CONFIG** register is always 64 bits. For 32 bit implementations this means 2 physical registers are required, 1 each for the upper and lower word. For 64 bit implementations a single register will be implemented.

**EL Registers:**

Each interrupt source requires a single bit in the EL register to define if the source is level or edge triggered. These bits will be packed into the minimum number of registers.

The physical number of registers implemented can be calculated as follows:

$$\text{No. of Registers} = \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE})$$

Example: For a 32 bit system supporting 48 interrupt sources

$$\begin{aligned}\text{No. of Registers} &= \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE}) \\ &= \text{ROUNDUP}(48/32) \\ &= \text{ROUNDUP}(1.5) \\ &= 2\end{aligned}$$

**IE Registers:**

Interrupt sources may be enabled or disabled per target requiring single bit per target. These bits will be packed into the fewest registers possible and the resulting number of registers calculated as follows:

$$\text{No. of Registers} = \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE}) * \text{TARGETS}$$

Example: For a 32 bit system supporting 48 interrupt sources and 4 targets

$$\begin{aligned}\text{No. of Registers} &= \text{ROUNDUP}(\text{SOURCES}/\text{HDATA\_SIZE}) * \text{TARGETS} \\ &= \text{ROUNDUP}(48/32) * 4 \\ &= \text{ROUNDUP}(1.5) * 4 \\ &= 2 * 4 \\ &= 8\end{aligned}$$

**ID Registers:**

The ID[] Read/Write register identifies the ID of the highest priority pending interrupt request, with one ID register required per target.

The ID[] register also functions as part of the interrupt claim and completion process. A target claims the identified interrupt by the action of reading the register. The target then indicates servicing the interrupt is complete by the action of writing to the register. Any value may be written to indicate completion.

$$\text{No. of Registers} = \text{TARGETS}$$

**PRIORITY Registers:**

Each interrupt source may be assigned a priority, which is defined as a positive integer value and the higher the value the greater the priority. The PLIC parameter **PRIORITIES** defines the number of priority levels for a specific implementation, which then allows a source to be assigned a priority between 1 and **PRIORITIES**.

These priority levels are packed into **HDATA\_SIZE** bit registers, as fields aligned to 4-bit nibble boundaries

$$\text{No. of Registers} = \text{ROUNDUP}(\text{SOURCES}/\text{FPR})$$

where:

$$\begin{aligned}\text{FPR} &= \text{FIELDS\_PER\_REGISTER} \\ &= \text{HDATA\_SIZE}/(4*\text{NPP})\end{aligned}$$

$$\begin{aligned}\text{NPP} &= \text{NIBBLES\_PER\_PRIORITY} \\ &= \text{ROUNDUP}(\text{clog}_2(\text{PRIORITIES}+1)/4)\end{aligned}$$

Example: For a 32 bit system supporting 48 interrupt sources and 8 priority levels

$$\begin{aligned}\text{NPP} &= \text{NIBBLES\_PER\_PRIORITY} \\ &= \text{ROUNDUP}(\text{clog}_2(\text{PRIORITIES}+1)/4) \\ &= \text{ROUNDUP}(\text{clog}_2(8+1)/4) \\ &= \text{ROUNDUP}(4/4) \\ &= 1\end{aligned}$$

$$\begin{aligned}\text{FPR} &= \text{FIELDS\_PER\_REGISTER} \\ &= \text{HDATA\_SIZE}/(4*\text{NPP}) \\ &= 32/(4*1) \\ &= 8\end{aligned}$$

$$\begin{aligned}\text{No. of Registers} &= \text{ROUNDUP}(\text{SOURCES}/\text{FPR}) \\ &= \text{ROUNDUP}(48/8) \\ &= 6\end{aligned}$$

Note:  $\text{clog}_2()$  refers to the System Verilog function by the same name and calculates the number of binary bits required to represent a given integer.

## THRESHOLD Registers

Each target may be assigned a priority threshold via the **THRESHOLD[]** registers and therefore the PLIC implements 1 register per threshold.

$$\text{No. of Registers} = \text{TARGETS}$$

Only active interrupts that have a priority strictly greater than the threshold will cause an interrupt notification to be sent to the target. A **THRESHOLD[]** value of 0 means that no interrupts will be masked.

## Register Address Ordering

The order of the registers in the memory map is defined as Table 4.8.

Order	Registers
1	CONFIG Register(s)
2	EL Registers
3	PRIORITY Registers
4	IE Registers
5	THRESHOLD Registers
6	ID Registers

Table 4.8: Register Address Order

Registers are mapped to consecutive addresses based on this order and the number of registers required.

## Address Map Example

Using the example of a 32 bit system supporting 48 interrupt sources, 4 targets and 8 priority levels as shown in Table 4.9:

Parameter	Number
HDATA_WIDTH	32
SOURCES	48
TARGETS	4
PRIORITIES	8

Table 4.9: Example Parameters

The resulting number of registers is:

Registers	Number
CONFIG	2
EL	2
PRIORITY	6
IE	8
THRESHOLD	4
ID	4
<b>Total</b>	<b>26</b>

Table 4.10: Calculated Registers

These registers will be then mapped as follows per the order defined in Table 4.8:

Reg	Parameter	Value	Reg	Parameter	Value
<b>0</b>	0x0	CONFIG	<b>13</b>	0x34	IE
<b>1</b>	0x4	CONFIG	<b>14</b>	0x38	IE
<b>2</b>	0x8	EL	<b>15</b>	0x3C	IE
<b>3</b>	0xC	EL	<b>16</b>	0x40	IE
<b>4</b>	0x10	PRIORITY	<b>17</b>	0x44	IE
<b>5</b>	0x14	PRIORITY	<b>18</b>	0x48	THRESHOLD
<b>6</b>	0x18	PRIORITY	<b>19</b>	0x4C	THRESHOLD
<b>7</b>	0x1C	PRIORITY	<b>20</b>	0x50	THRESHOLD
<b>8</b>	0x20	PRIORITY	<b>21</b>	0x54	THRESHOLD
<b>9</b>	0x24	PRIORITY	<b>22</b>	0x58	ID
<b>10</b>	0x28	IE	<b>23</b>	0x5C	ID
<b>11</b>	0x2C	IE	<b>24</b>	0x60	ID
<b>12</b>	0x30	IE	<b>25</b>	0x64	ID

Table 4.11: Example Address Map

**Note:** A Microsoft Excel worksheet is available from the Roa Logic web site showing the same Address Map.

### 4.3.3 Dynamic Register Examples

When simulating the PLIC, the simulator will print a detailed Register Address Mapping showing explicitly how each interrupt source and target maps to the register fields. Below are 2 examples illustrating this capability.

#### Dynamic Register Example 1:

Parameter Settings:

Parameter	Value	Parameter	Value	Parameter	Value
HDATA_SIZE	32	SOURCES	16	TARGETS	2
PRIORITIES	7	HAS_THRESHOLD	1	HAS_CONFIG_REG	0

Table 4.12: Example 1 Parameters

**Simulator Output:**

```

- Configuration Report -----
Sources | Targets | Priority-lvl | Threshold? | Event-Cnt
   16   |    2    |      7      |    YES     |    8
- Register Map -----
Address  Function                Mapping
0x0000   Edge/Level          16'h0, EL[15:0]
0x0004   Interrupt Priority   1'b0,P[7][2:0],1'b0,P[6][2:0],1'b0,
                               P[5][2:0],1'b0,P[4][2:0],1'b0,P[3][2:0],
                               1'b0,P[2][2:0],1'b0,P[1][2:0],1'b0,
                               P[0][2:0]
0x0008   Interrupt Priority   1'b0,P[15][2:0],1'b0,P[14][2:0],1'b0,
                               P[13][2:0],1'b0,P[12][2:0],1'b0,
                               P[11][2:0],1'b0,P[10][2:0],1'b0,
                               P[9][2:0],1'b0,P[8][2:0]
0x000c   Interrupt Enable     16'h0, IE[0][15:0]
0x0010   Interrupt Enable     16'h0, IE[1][15:0]
0x0014   Priority Threshold    29'h0, Th[0][2:0]
0x0018   Priority Threshold    29'h0, Th[1][2:0]
0x001c   ID                   27'h0, ID[0][4:0]
0x0020   ID                   27'h0, ID[1][4:0]
- End Configuration Report -----

```

**Dynamic Register Example 2:****Parameter Settings:**

Parameter	Value	Parameter	Value	Parameter	Value
HDATA_SIZE	64	SOURCES	64	TARGETS	4
PRIORITIES	15	HAS_THRESHOLD	1	HAS_CONFIG_REG	1

Table 4.13: Example 2 Parameters

**Simulator Output:**

```

- Configuration Report -----
Sources | Targets | Priority-lvl | Threshold? | Event-Cnt
   64    |    4     |    15        |    YES      |    8
- Register Map -----
Address  Function                Mapping
0x0000   Configuration      15'h0, TH, PRIORITES, TARGETS, SOURCES
0x0008   Edge/Level          EL[63:0]
0x0010   Interrupt Priority   P[15][3:0], P[14][3:0], P[13][3:0],
                                P[12][3:0], P[11][3:0], P[10][3:0],
                                P[9][3:0], P[8][3:0], P[7][3:0], P[6][3:0],
                                P[5][3:0], P[4][3:0], P[3][3:0], P[2][3:0],
                                P[1][3:0], P[0][3:0]
0x0018   Interrupt Priority   P[31][3:0], P[30][3:0], P[29][3:0],
                                P[28][3:0], P[27][3:0], P[26][3:0],
                                P[25][3:0], P[24][3:0], P[23][3:0],
                                P[22][3:0], P[21][3:0], P[20][3:0],
                                P[19][3:0], P[18][3:0], P[17][3:0],
                                P[16][3:0]
0x0020   Interrupt Priority   P[47][3:0], P[46][3:0], P[45][3:0],
                                P[44][3:0], P[43][3:0], P[42][3:0],
                                P[41][3:0], P[40][3:0], P[39][3:0],
                                P[38][3:0], P[37][3:0], P[36][3:0],
                                P[35][3:0], P[34][3:0], P[33][3:0],
                                P[32][3:0]
0x0028   Interrupt Priority   P[63][3:0], P[62][3:0], P[61][3:0],
                                P[60][3:0], P[59][3:0], P[58][3:0],
                                P[57][3:0], P[56][3:0], P[55][3:0],
                                P[54][3:0], P[53][3:0], P[52][3:0],
                                P[51][3:0], P[50][3:0], P[49][3:0],
                                P[48][3:0]
0x0030   Interrupt Enable     IE[0][63:0]
0x0038   Interrupt Enable     IE[1][63:0]
0x0040   Interrupt Enable     IE[2][63:0]
0x0048   Interrupt Enable     IE[3][63:0]
0x0050   Priority Threshold    60'h0, Th[0][3:0]
0x0058   Priority Threshold    60'h0, Th[1][3:0]
0x0060   Priority Threshold    60'h0, Th[2][3:0]
0x0068   Priority Threshold    60'h0, Th[3][3:0]
0x0070   ID                   57'h0, ID[0][6:0]
0x0078   ID                   57'h0, ID[1][6:0]
0x0080   ID                   57'h0, ID[2][6:0]
0x0088   ID                   57'h0, ID[3][6:0]
- End Configuration Report -----

```



RegisterMapping.xlsx

Search in Sheet

Home Layout Tables Charts SmartArt Formulas Data Review

J43

	A	B	C	D	E	F	G	H	I	J	K
3		Parameters									
4			DATA_SIZE	32	Bus/Register data width						
5			SOURCES	48	number of (interrupt) sources						
6			TARGETS	4	number of (interrupt) targets						
7			PRIORITIES	8	Number of Priority Levels (priority-level 0 is reserved)						
8			MAX_PENDING_COUNT	8	Max.number of pending edge-triggered interrupts						
9			HAS_THRESHOLD	TRUE	Is 'threshold' (one per target) implemented?						
10			HAS_CONFIG_REG	TRUE	Are the configuration registers implemented?						
11											
12											
13		Registers	Name	Optional	Size						
14			Configuration	Y	64bit						
15			Edge/Level	N	SOURCES bits						
16			Interrupt Priority	N	SOURCES fields, each field is PRIORITY_NIBBLES *4 bits						
17			Interrupt Enable	N	TARGET registers, each SOURCES bits wide						
18			Threshold	Y	TARGET registers, each $\lceil \log_2(\text{PRIORITIES}) \rceil$ bits wide						
19			ID	N	TARGET registers, each $\lceil \log_2(\text{SOURCES}+1) \rceil$ bits wide						
20											
21											
22		Intermediate Parameters									
23			NO_OF_CONFIG_REGS	2	Number of configuration registers			Sums:		2	
24			NO_OF_EDGE_LEVEL_REGS	2	Number of Edge/Level triggered registers					4	
27			NO_OF_PRIORITY_REGS	6	Number of Priority registers					10	
28			NO_OF_INT_ENABLE_REGS	8	Number of Interrupt Enable registers					18	
29			NO_OF_THRESHOLD_REGS	4	Number of Threshold registers					22	
30			NO_OF_ID_REGS	4	Number of ID registers					26	
31								Total:		26 Registers	
32											
33		Register Mapping									
34			Address	Register							
35			0	Configuration							
36			4	Configuration							
37			8	Edge-Level							
38			C	Edge-Level							
39			10	Priority							
40			14	Priority							
41			18	Priority							
42			1C	Priority							
43			20	Priority							
44			24	Priority							
45			28	Interrupt Enable							
46			2C	Interrupt Enable							
47			30	Interrupt Enable							
48			34	Interrupt Enable							
49			38	Interrupt Enable							
50			3C	Interrupt Enable							
51			40	Interrupt Enable							
52			44	Interrupt Enable							
53			48	Threshold							
54			4C	Threshold							
55			50	Threshold							
56			54	Threshold							
57			58	ID							
58			5C	ID							
59			60	ID							
60			64	ID							
61											

PLIC

Normal View Ready

Sum=0

Figure 4.3: Register Mapping Worksheet

## 5. Resources

---

Below are some example implementations for various platforms. All implementations are push button, with no effort undertaken to reduce area or improve performance.

Platform	DFF	Logic Cells/Elements	Memory	Performance (MHz)
Altera Cyclone4	1234	4470 LEs	0	

---

Table 5.1: Resource Utilisation Examples

Note: This table will be updated as more examples are compiled.

## 6. References

---

The PLIC is designed to be compliant with the following specifications, as licensed under the Creative Commons Attribution 4.0 International License:

“The [RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2](#)”, Editors Andrew Waterman and Krste Asanović, RISC-V Foundation, May 2017.

“The [RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10](#)”, Editors Andrew Waterman and Krste Asanović, RISC-V Foundation, May 2017.

## 7. Revision History

---

Date	Rev.	Comments
13-Oct-2017	1.0	Initial Release
01-Dec-2017	1.1	RISC-V Privileged Spec v1.10 compliance

Table 7.1: Revision History