






3 1 8 2 The Embedded USB JTAG Download circuit on this page is for reference only! This circuit should not be designed into an end customer product or solution. Xilinx will not provide support on this embedded USB JTAG Download circuit. **U28** PE0_T0OUT PORT E PE1_TIOUT C132 ₁ TARGET INTERFACE CONNNECTIONS 70 NC PA3_WU2 TO JTAG VREF_DETECT PA2_SLOE PORT A LED_RED PA1_INT1 FPGA_TCK TCK ALL DEVICES **U24** LED_GRN PA0_INTO FPGA_TMS TMS ALL DEVICES XTALIN USB_HEADER_TDI FIRST DEVICE TDI XC2C256 1 C264 NPO 50V 11PF JTAG_TDO LAST DEVICE TDO 1 NC TAP_STATE0 13 NC VERSION_REQUEST PORT E PE2_T2OUT TAP_STATE1 EMBEDDED_INIT NO CONNECTION TMS_LEVEL 60 TMS_LEVEL 11 NC PA4_FIFOADR0 TAP_STATE2 1 C263 NPO 2 50V 11PF 12 NC BUFFER_OE BUFFER_OE PA5_FIFOADR1 TAP_STATE3 3 PLACES PORT A 72 NC LAST_WORD ______LAST_WORD PA6_PKTEND IDLE_FLAG JTP_CMD3 65 NC PA7_FLAGD SPARE_P065 71 NC SPARE_P071 GPIF_D00 73 NC PB0_FD0 GPIF_D00 SPARE_P073 USB GPIF_D01 33 GPIF_D01 74 NC PB1_FD1 SPARE_P074 76 NC 1/16W 21/16W 2 1/16W 2 GPIF_D02 34 GPIF_D02 CONNECTOR SPARE_P076 FPGA_TCK GPIF_D03 77 NC 35 GPIF_D03 PB3_FD3 SPARE_P077 PORT B GPIF_D04 GPIF_D04 PB4_FD4 R56 15 5% 1/1 USB TYPE B USBHDR_TCK_R GPIF_D05 JTAG_TCK 7 ___37__ GPIF_D05 RECEPTACLE NOTE: EMBEDDED VERSION PB5_FD5 TCK_CCLK GPIF_D06 39 GPIF_D06 PB6_FD6 GPIF_D07 40 GPIF_D07 PB7_FD7 R57 15 5% 1/1 USBHDR_TMS_R JTAG_TMS 7 TMS_PROG USB_MINI_B GPIF_D08 GPIF_D08 PD0_FD8 GPIF_D09 42 GPIF_D09 PD1_FD9 R58 15 5% 1/16 USBHDR_TDI_R JTAG_TDI 7 GPIF_D10 PD2_FD10 GPIF_D10 TDI_DIN GPIF_D11 _____GPIF_D11 PD3_FD11 PORT D GPIF_D12 _____GPIF_D12 PD4_FD12 GPIF_D13 49 GPIF_D13 PD5_FD13 INIT_OUT GPIF_D14 50 GPIF_D14 PD6_FD14 GPIF_D15 52 GPIF_D15 78 NC SPARE_P078 BIT_CLOCK 79 NC 22 BIT_CLOCK SPARE_P079 CTL0_FLAGA 80 NC SPARE_P080 81 NC SPARE_P081 82 NC SPARE_P082 GPIF GPIF_START 85 NC SPARE_P085 CTL1_FLAGB CTRL2 86 NC SPARE_P086 CTL2_FLAGC 87 NC SPARE_P087 3.3V INTERFACE TO LOCAL JTAG OR SLAVE-SERIAL DEVICE CHAIN. CTL3 52 NC CTL4 FOR LONG CHAINS OR TRACES, DISTRIBUTE EMBEDDED_TCK BANK 1 BANK 2 76 NC CTL5 AND EMBEDDED_TMS WITH LVDS BUFFERS. VCC1V8;26,57 VCC3V3;5 VCC3V3;20,38,51 VCC3V3;88,98 VCCINT VAUX VCCIO1 VCCIO2 R195 & 20K & PART_NUMBER=CY7C68013A EMBEDDED_INIT GND;21,25,31,62 INIT_IN TQFP100 BANK 2 89 NC SPARE_P089 PC0_GPIFADR0 COUNT1 90 NC PC1_GPIFADR1 SPARE_P090 91 NC COUNT2 PC2_GPIFADR2 COUNT2 SPARE_P091 COUNT3 92 NC 17 COUNT3 SPARE_P092 PC3_GPIFADR3 COUNT4 99 NC PC4_GPIFADR4 SPARE_P099 JTP_CMD0 ______ JTP_CMD0 PC5_GPIFADR5 JTP_CMD1 PC6_GPIFADR6 ■ NC 28 BKPT JTP_CMD2 PC7_GPIFADR7 JTP_CMD2 10 NC SHIFT_CLK TDO_SAMPLE_CLK 4 NC CLKOUT TDO_SAMPLE_CLOCK LAST_BIT 2 NC IFCLK R196 20K 5% √ 2 1/16W CPLD_TCK 33 1/16W 2 PE3_RXD0OUT CPLD_TMS 33 PE4_RXD1OUT CPLD_TDI 33 PORT E PE6_T2EX R187 10K 5% CPLD_TDO 33 97 NC ----PE5_INT6 DOWN_CNT0 SPARE_COM 96 NC PE7_GPIFADR8 SPARE_COM 95 NC DOWN_CNT2 94 NC DOWN_CNT3 R185 10K 5% 1/16W 93 NC DOWN_CNT4 3 NC GPIF_DONE <u>~</u>₩,+ RDY0 6 PLACES R184 10K 5% 1/16W RDY1 6 NC RDY1 DONE_SM1 RDY2 DONE_SM2 <u>♦ 8</u>₩₽ GPIF NC 42 TXD1 R183 10K 5% 1/16W RDY3 LEGEND: RDY4 DONE_INH 0PTIONAL NETS ROUTED IN PARALLEL TO LOCAL 2MM CABEL CONNECTOR J1. VQFP100 33 USB_SCL VCC3V3;1,16,20,33,38 VCC3V3;49,53,66,78,85 NC1 COMPONENTS TO BE LOADED FOR THE PRODUCTION 30 SDA 14 NC 33 USB_SDA NC2 PARALLEL TO SERIAL ASSEMBLY VERSION ONLY. GND;65,75,94,99 GND;2,19,21,39,48,50 15 NC CONVERTER OPTIONAL COMPONENTS THAT SUPPORT DEBUG AND/OR DIAGNOSTICS. 2 1/16W WAKEUP 33 POR RESERVED NOTE: 1 R188 \$\frac{10K}{5\}\$ MAKE PARALLEL CONNECTIONS TO J1 (OPTION B) AT EACH PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473 (B1) TO FACILITATE FASTER IN-CIRCUIT OF THE NETS MARKED Embedded USB JTAG: USB Controller, CPLD 2 1/16W RE-PROGRAMMING OF THE CPLD DURING BOARD TEST. USB CONTROLLER J1 DOES NOT NEED TO BE POPULATED DURING PRODUCTION, BUT THE Drawing Number: ASSEMBLY FOOTPRINT IS RECOMMENDED FOR THE PWB LAYOUT. 0381242 Date: 14-JUNE-2006 Ver: 32 ^{of} 35 Drawn By LAST REVISION: 9-24-2009_15:56 SCHWEIGLER














Embedded USB JTAG: IIC, POR, Decoupling, LED, JTAG Header, Serial Number

Drawing Number:	0381242		SCH P/N: Test P/N:	0431534 0381305 TSS0123 1280473
Date: 14-JUNE-2006		Ver:	С	
Sheet Size: D		Rev:	04	
Sheet 33 of 35		Drawn By SCHWEIGLER		

LAST REVISION:

9-24-2009_15:00

