




DDR3
Page 9

FMC LPC Expansion
Connector
Page 10

10/100/1000 Ethernet
GMII
Page 11


Disclaimer:

THE XILINX HARDWARE, FPGA AND CPLD DEVICES REFERRED TO HEREIN ("PRODUCTS")ARE SUBJECT TO THE AND CONDITIONS OF THE XILINX LIMITED WARRANTY WHICH CAN BE VIEWED AT <http://www.xilinx.com/warranty.htm>. THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY USE OF PRODUCTS IN AN APPLICATION OR ENVIRONMENT THAT IS NOT WITHIN THE SPECIFICATIONS STATED ON THE XILINX DATA SHEET. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS LIFE-SUPPORT OR SAFETY DEVICES OR SYSTEMS, OR ANY OTHER APPLICATION THAT INVOKES THE POTENTIAL RISKS OF DEATH, PERSONAL INJURY OR PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). USE OF PRODUCTS IN CRITICAL APPLICATIONS IS AT THE SOLE RISK OF CUSTOMER, SUBJECT TO APPLICABLE LAWS AND REGULATIONS. ALL SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.



IIC Addressing	
U4	0b1010100
J2	EEPROM: 0b1010010 Other Devices: 0bXXXXX10

XILINX			
Title: SP605 Block Diagram SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date: 9-25-2009_10:32	Ver: D		
Sheet Size: B	Rev: 04		
Sheet 1 of 35	Drawn By BF		



DUT
BANK 1
6slx45tfg484

IO_L74N_DOUT_BUSY_1_V20	V20	PHY_MDIO	11
IO_L74P_AWAKE_1_V19	V19	FPGA_AWAKE	18
IO_L73N_1_T18	T18	FLASH_WAIT	19
IO_L73P_1_T19	T19	FLASH_ADV_B	19
IO_L72N_1_T17	T17	SFP_LOS	12
IO_L72P_1_R17	R17	DVI_D11	17
IO_L71N_1_P18	P18	DVI_D10	17
IO_L71P_1_P17	P17	DVI_D9	17
IO_L70N_1_R16	R16	DVI_D8	17
IO_L70P_1_R15	R15	DVI_D7	17
IO_L61N_1_M18	M18	DVI_D6	17
IO_L61P_1_M17	M17	DVI_D5	17
IO_L60N_1_P16	P16	DVI_D4	17
IO_L60P_1_N16	N16	DVI_D3	17
IO_L59N_1_T20	T20	DVI_D2	17
IO_L59P_1_U19	U19	DVI_D1	17
IO_L58N_1_N15	N15	PHY_CRS	11
IO_L58P_1_M16	M16	PHY_COL	11
IO_L53N_VREF_1_R19	R19	PHY_MDC	11
IO_L53P_1_P19	P19	PHY_RXD0	11
IO_L52N_M1DQ15_1_Y22	Y22	PHY_RXD1	11
IO_L52P_M1DQ14_1_Y21	Y21	PHY_RXD2	11
IO_L51N_M1DQ13_1_W22	W22	PHY_RXD3	11
IO_L51P_M1DQ12_1_W20	W20	PHY_RXD4	11
IO_L50N_M1UDQS_1_V22	V22	PHY_RXD5	11
IO_L50P_M1UDQS_1_V21	V21	PHY_RXD6	11
IO_L49N_M1DQ11_1_U22	U22	PHY_RXD7	11
IO_L49P_M1DQ10_1_U20	U20	PHY_RXER	11
IO_L48N_M1DQ9_1_T22	T22	PHY_RXCTL_RXDV	11
IO_L48P_HDC_M1DQ8_1_T21	T21	IIC_SCL_MAIN	10,15
IO_L47N_LDC_M1DQ1_1_R22	R22	IIC_SDA_MAIN	10,15
IO_L47P_FWE_B_M1DQ0_1_R20	R20	FLASH_WE_B	19
IO_L46N_FOE_B_M1DQ3_1_P22	P22	FLASH_OE_B	19
IO_L46P_FCS_B_M1DQ2_1_P21	P21	FLASH_CE_B	19
IO_L45N_A0_M1LDQSN_1_N22	N22	FLASH_A0	19
IO_L45P_A1_M1LDQS_1_N20	N20	FLASH_A1	19
IO_L44N_A2_M1DQ7_1_M22	M22	FLASH_A2	19
IO_L44P_A3_M1DQ6_1_M21	M21	FLASH_A3	19
IO_L43N_GCLK4_M1DQ5_1_L22	L22	NC	
IO_L43P_GCLK5_M1DQ4_1_L20	L20	PHY_TXCLK	11
IO_L42N_GCLK6_M1LDM_1_N19	N19	CLK_33MHZ_SYSACE	20
IO_L42P_GCLK7_M1UDM_1_P20	P20	PHY_RXCLK	11
IO_L41N_GCLK8_M1CASN_1_K22	K22	SYSCLK_N	14
IO_L41P_GCLK9_MIRASN_1_K21	K21	SYSCLK_P	14
IO_L40N_GCLK10_M1A6_1_M19	M19	USER_SMA_CLOCK_N	13
IO_L40P_GCLK11_M1A5_1_M20	M20	USER_SMA_CLOCK_P	13
IO_L39N_M1ODT_1_J22	J22	PHY_RESET	11
IO_L39P_M1A3_1_J20	J20	PHY_INT	11
IO_L38N_A4_M1CLKN_1_L19	L19	FLASH_A4	19
IO_L38P_A5_M1CLK_1_K20	K20	FLASH_A5	19
IO_L37N_A6_M1A1_1_H22	H22	FLASH_A6	19
IO_L37P_A7_M1A0_1_H21	H21	FLASH_A7	19
IO_L36N_A8_M1BA1_1_L17	L17	FLASH_A8	19
IO_L36P_A9_M1BA0_1_K17	K17	FLASH_A9	19
IO_L35N_A10_M1A2_1_G22	G22	FLASH_A10	19
IO_L35P_A11_M1A7_1_G20	G20	FLASH_A11	19
IO_L34N_A12_M1BA2_1_K18	K18	FLASH_A12	19
IO_L34P_A13_M1WE_1_K19	K19	FLASH_A13	19
IO_L33N_A14_M1A4_1_H20	H20	FLASH_A14	19
IO_L33P_A15_M1A10_1_J19	J19	FLASH_A15	19
IO_L32N_A16_M1A9_1_E22	E22	FLASH_A16	19
IO_L32P_A17_M1A8_1_E20	E20	FLASH_A17	19
IO_L31N_A18_M1A12_1_F22	F22	FLASH_A18	19
IO_L31P_A19_M1CKE_1_F21	F21	FLASH_A19	19
IO_L30N_A20_M1A11_1_H19	H19	FLASH_A20	19
IO_L30P_A21_M1RESET_1_H18	H18	FLASH_A21	19
IO_L29N_A22_M1A14_1_F20	F20	FLASH_A22	19
IO_L29P_A23_M1A13_1_G19	G19	FLASH_A23	19
IO_L28N_VREF_1_D22	D22	DVI_GPIOL	17
IO_L28P_1_D21	D21	GPIO_LED_2	14
IO_L21N_1_K16	K16	DVI_D0	17
IO_L21P_1_L15	L15	DVI_RESET_B	17
IO_L20N_1_C22	C22	DVI_XCLK_N	17
IO_L20P_1_C20	C20	DVI_XCLK_P	17
IO_L19N_1_J17	J17	DVI_DE	17
IO_L19P_1_J16	J16	DVI_H	17
IO_L10N_1_B22	B22	DVI_V	17
IO_L10P_1_B21	B21	USB_1_RX	15
IO_L9N_1_H17	H17	USB_1_TX	15
IO_L9P_1_H16	H16	PMBUS_CTRL	21,26
IO_L1N_A24_VREF_1_F19	F19	USB_1_RTS	15
IO_L1P_A25_1_F18	F18	USB_1_CTS	15

VCC2V5_FPGA

W21	VCCO_1_W21
U18	VCCO_1_U18
R21	VCCO_1_R21
N18	VCCO_1_N18
L21	VCCO_1_L21
L16	VCCO_1_L16
J18	VCCO_1_J18
G21	VCCO_1_G21
E19	VCCO_1_E19
C21	VCCO_1_C21

U1

FPGA Bank 1






Title:	FPGA Bank 1 SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM	PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
--------	---	---

Date:	9-18-2009_15:04	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	3 of 35	Drawn By	BF


DUT
BANK 2
6slx45tfg484







IO_L65N_CSO_B_2_AA3	AA3	SPI_CS_B	18
IO_L65P_INIT_B_2_Y4	Y4	FPGA_INIT_B	14,20
IO_L64N_D9_2_U6	U6	FLASH_D9	19
IO_L64P_D8_2_T7	T7	FLASH_D8	19
IO_L63N_2_AB4	AB4	GPIO_LED_1	14
IO_L63P_2_AA4	AA4	IIC_SDA_DVI	16,17
IO_L62N_D6_2_AB5	AB5	FLASH_D6	19
IO_L62P_D5_2_Y5	Y5	FLASH_D5	19
IO_L60N_2_Y6	Y6	GPIO_SWITCH_1	14
IO_L60P_2_W6	W6	GPIO_SWITCH_2	14
IO_L59N_2_R8	R8	FMC_LA20_N	10
IO_L59P_2_R9	R9	FMC_LA20_P	10
IO_L58N_2_W8	W8	FMC_LA22_N	10
IO_L58P_2_V7	V7	FMC_LA22_P	10
IO_L57N_2_U8	U8	PHY_TXER	11
IO_L57P_2_T8	T8	PHY_TXCTL_TXEN	11
IO_L50N_2_V9	V9	FMC_LA23_N	10
IO_L50P_2_U9	U9	FMC_LA23_P	10
IO_L49N_D4_2_AB6	AB6	FLASH_D4	19
IO_L49P_D3_2_AA6	AA6	FLASH_D3	19
IO_L48N_RDWR_B_VREF_2_Y8	Y8	SFP_TX_DISABLE_FPGA	12
IO_L48P_D7_2_W9	W9	FLASH_D7	19
IO_L47N_2_AB7	AB7	PHY_TXC_GTXCLK	11
IO_L47P_2_Y7	Y7	NC	
IO_L46N_2_U10	U10	PHY_TXD0	11
IO_L46P_2_T10	T10	PHY_TXD1	11
IO_L45N_2_AB8	AB8	PHY_TXD2	11
IO_L45P_2_AA8	AA8	PHY_TXD3	11
IO_L44N_2_Y10	Y10	PMBUS_DATA	21,26
IO_L44P_2_W10	W10	PMBUS_CLK	21,26
IO_L43N_2_AB9	AB9	PHY_TXD4	11
IO_L43P_2_Y9	Y9	PHY_TXD5	11
IO_L42N_2_W11	W11	FMC_LA21_N	10
IO_L42P_2_V11	V11	FMC_LA21_P	10
IO_L41N_VREF_2_AB10	AB10	FMC_LA27_N	10
IO_L41P_2_AA10	AA10	FMC_LA27_P	10
IO_L40N_2_Y12	Y12	PHY_TXD6	11
IO_L40P_2_W12	W12	PHY_TXD7	11
IO_L32N_GCLK28_2_AB11	AB11	FMC_LA17_CC_N	10
IO_L32P_GCLK29_2_Y11	Y11	FMC_LA17_CC_P	10
IO_L31N_GCLK30_D15_2_AB12	AB12	FLASH_D15	19
IO_L31P_GCLK31_D14_2_AA12	AA12	FLASH_D14	19
IO_L30N_GCLK0_USERCCLK_2_AB13	AB13	USER_CLOCK	14
IO_L30P_GCLK1_D13_2_Y13	Y13	FLASH_D13	19
IO_L29N_GCLK2_2_U12	U12	FMC_LA18_CC_N	10
IO_L29P_GCLK3_2_T12	T12	FMC_LA18_CC_P	10
IO_L23N_2_U15	U15	FMC_LA29_N	10
IO_L23P_2_T15	T15	FMC_LA29_P	10
IO_L22N_2_T11	T11	FMC_LA19_N	10
IO_L22P_2_R11	R11	FMC_LA19_P	10
IO_L21N_2_AB15	AB15	FMC_LA30_N	10
IO_L21P_2_Y15	Y15	FMC_LA30_P	10
IO_L20N_2_Y14	Y14	FMC_LA25_N	10
IO_L20P_2_W14	W14	FMC_LA25_P	10
IO_L19N_2_AB16	AB16	FMC_LA28_N	10
IO_L19P_2_AA16	AA16	FMC_LA28_P	10
IO_L18N_2_W13	W13	IIC_SCL_DVI	16,17
IO_L18P_2_V13	V13	FMC_PWR_GOOD_FLASH_RST_B	7,10,19
IO_L17N_2_W15	W15	GPIO_LED_3	14
IO_L17P_2_Y16	Y16	FMC_PRSENT_M2C_L	
IO_L16N_VREF_2_U13	U13	FMC_LA26_N	10
IO_L16P_2_U14	U14	FMC_LA26_P	10
IO_L15N_2_AB17	AB17	FMC_LA33_N	10
IO_L15P_2_Y17	Y17	FMC_LA33_P	10
IO_L14N_D12_2_AB18	AB18	FLASH_D12	19
IO_L14P_D11_2_AA18	AA18	FLASH_D11	19
IO_L13N_D10_2_AB19	AB19	FLASH_D10	19
IO_L13P_M1_2_Y19	Y19	FPGA_M1	18
IO_L12N_D2_MISO3_2_T14	T14	FPGA_D2_MISO3	18,19
IO_L12P_D1_MISO2_2_R13	R13	FPGA_D1_MISO2	18,19
IO_L6N_2_AB14	AB14	FMC_LA24_N	10
IO_L6P_2_AA14	AA14	FMC_LA24_P	10
IO_L5N_2_Y18	Y18	FMC_LA32_N	10
IO_L5P_2_W17	W17	FMC_LA32_P	10
IO_L4N_VREF_2_V15	V15	FMC_LA31_N	10
IO_L4P_2_U16	U16	FMC_LA31_P	10
IO_L3N_MOSTI_CSI_B_MISO0_2_AB20	AB20	FPGA_MOSI_CSI_B_MISO0	18
IO_L3P_D0_DIN_MISO1_2_AA20	AA20	FPGA_D0_DIN_MISO_MISO1	18,19
IO_L2N_CMPMOSTI_2_W18	W18	FPGA_CMP_MOSI	18
IO_L2P_CMPCLK_2_V17	V17	FPGA_CMP_CLK	18
IO_L1N_M0_CMPMISO_2_AA21	AA21	FPGA_M0_CMP_MISO	18
IO_L1P_CCLK_2_Y20	Y20	FPGA_CCLK	18




FPGA Bank 2

Title: FPGA Bank 2 SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date: 9-18-2009_15:04	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 4 of 35	Drawn By BF	





MGT Banks

			
Title: MGT Banks SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date: 9-18-2009_15:04		Ver: D	
Sheet Size: B		Rev: 04	
Sheet 6 of 35		Drawn By BF	

DUT
BANK GND
6slx45tfg484

- GND_W7 W7
- GND_W19 W19
- GND_W16 W16
- GND_V4 V4
- GND_V14 V14
- GND_V10 V10
- GND_U7 U7
- GND_U21 U21
- GND_U2 U2
- GND_R5 R5
- GND_R18 R18
- GND_R14 P14
- GND_P12 P12
- GND_P10 P10
- GND_N9 N9
- GND_N21 N21
- GND_N2 N2
- GND_N17 N17
- GND_N13 N13
- GND_N11 N11
- GND_M14 M14
- GND_M12 M12
- GND_M10 M10
- GND_L9 L9
- GND_L5 L5
- GND_L18 L18
- GND_L13 L13
- GND_L11 L11
- GND_K14 K14
- GND_K12 K12
- GND_K10 K10
- GND_J9 J9
- GND_J21 J21
- GND_J2 J2
- GND_J15 J15
- GND_J13 J13
- GND_J11 J11
- GND_H7 H7
- GND_G5 G5
- GND_G18 G18
- GND_F13 F13
- GND_E7 E7
- GND_E21 E21
- GND_E2 E2
- GND_E15 E15
- GND_E14 E14
- GND_E11 E11
- GND_D6 D6
- GND_D16 D16
- GND_D10 D10
- GND_C8 C8
- GND_C6 C6
- GND_C16 C16
- GND_C14 C14
- GND_C12 C12
- GND_B7 B7
- GND_B5 B5
- GND_B17 B17
- GND_B15 B15
- GND_B11 B11
- GND_AB22 AB22
- GND_AB1 AB1
- GND_AA9 AA9
- GND_AA5 AA5
- GND_AA17 AA17
- GND_AA13 AA13
- GND_A9 A9
- GND_A22 A22
- GND_A13 A13
- GND_A11 A11
- GND_A1 A1

U1

U1

DUT
BANK VCCAUX
6slx45tfg484

- VCCAUX_V6 V6
- VCCAUX_U11 U11
- VCCAUX_R6 R6
- VCCAUX_R12 R12
- VCCAUX_R10 R10
- VCCAUX_N8 N8
- VCCAUX_M15 M15
- VCCAUX_L8 L8
- VCCAUX_K15 K15
- VCCAUX_H9 H9
- VCCAUX_H15 H15
- VCCAUX_G12 G12
- VCCAUX_F11 F11

VCCAUX

U1

DUT
BANK VCCINT
6slx45tfg484


- VCCINT_R14 R14
- VCCINT_P9 P9
- VCCINT_P13 P13
- VCCINT_P11 P11
- VCCINT_N14 N14
- VCCINT_N12 N12
- VCCINT_N10 N10
- VCCINT_M9 M9
- VCCINT_M13 M13
- VCCINT_M11 M11
- VCCINT_L14 L14
- VCCINT_L12 L12
- VCCINT_L10 L10
- VCCINT_K9 K9
- VCCINT_K13 K13
- VCCINT_K11 K11
- VCCINT_J8 J8
- VCCINT_J14 J14
- VCCINT_J12 J12
- VCCINT_J10 J10

VCCINT_FPGA


- R14 R14
- P9 P9
- P13 P13
- P11 P11
- N14 N14
- N12 N12
- N10 N10
- M9 M9
- M13 M13
- M11 M11
- L14 L14
- L12 L12
- L10 L10
- K9 K9
- K13 K13
- K11 K11
- J8 J8
- J14 J14
- J12 J12
- J10 J10

DUT
BANK DED
6slx45tfg484


- NC_P15 P15
- NC_T16 T16
- NC_U17 U17
- MGTAVTTRCAL_101_E8 E8
- MGTRREF_101_E9 E9
- PROGRAM_B_2_AB2 AB2
- DONE_2_AB21 AB21
- CMPCS_B_2_V18 V18
- SUSPEND_AA22 AA22
- TDO_G17 G17
- TMS_D20 D20
- TDI_E18 E18
- TCK_A21 A21






Trace length from the resistor pins to the FPGA pins MGTRREF and MGTV must be equal in length.




Power, GND, and Dedicated Banks

			
Title: Power, GND, and Dedicated Banks SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date: 9-24-2009_14:59		Ver: D	
Sheet Size: B		Rev: 04	
Sheet 7 of 35		Drawn By BF	






VCCAUX 2.5V



FPGA Decoupling

Title: FPGA Decoupling SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date: 9-24-2009_15:46	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 8 of 35	Drawn By BF	





VCCOB3 remote sense pair connects
from here back to (10)

DDR3



Title:	DDR3 SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM	PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473

Date:	9-24-2009_15:00	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	9 of 35	Drawn By	BF





SFP MODULE




PCIe 1X Card Edge, SFP




Title: PCIE 1X Card Edge, SFP SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date: 9-24-2009_15:00		Ver: D	
Sheet Size: B		Rev: 04	
Sheet 12 of 35		Drawn By BF	


MGT REFCLK




SMA MGT Connectors




USER SMA CLOCK




USER SMA GPIO




SMA Connectors





			
Title: SMA Connectors SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date: 9-18-2009_15:04		Ver: D	
Sheet Size: B		Rev: 04	
Sheet 13 of 35		Drawn By BF	





Differential System Clock



SDMX-4-X



Single Ended User Clock




Clocks, LEDs, Buttons, Switches




Title:	Clocks, LEDs, Buttons, Switches	PCB P/N:	0431534
	SCHEM, ROHS COMPLIANT	SCH P/N:	0381305
	SP605 EVALUATION PLATFORM	Test P/N:	TSS0123
		ART P/N:	1280473

Date:	3-17-2010_9:23	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	14 of 35	Drawn By	BF




IIC Address 0b1010100

CP2103 USB Self-Powered (26mA max)




The VIO voltage must match the appropriate bank IO voltage




Fiducials

Rechargeable Battery




UART, IIC Header/EEPROM

Title: UART, IIC Header/EEPROM SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date: 9-24-2009_15:00	Ver: D		
Sheet Size: B	Rev: 04		
Sheet 15 of 35	Drawn By BF		



DVI_CONN

17	DVI_D0_N	17	DATA0_N
17	DVI_D0_P	18	DATA0_P
17	DVI_D1_N	9	DATA1_N
17	DVI_D1_P	10	DATA1_P
17	DVI_D2_N	1	DATA2_N
17	DVI_D2_P	2	DATA2_P
	NC	12	DATA3_N
	NC	13	DATA3_P
	NC	4	DATA4_N
	NC	5	DATA4_P
	NC	20	DATA5_N
	NC	21	DATA5_P
17	DVI_CLK_P	23	CLK_P
17	DVI_CLK_N	24	CLK_N
	DVI_CONN_HPDET	16	HPDET
	DVI_CONN_HSYNC	C4	HS
	DVI_CONN_VSYNC	8	VS
	DVI_CONN_RED	C1	RED
	DVI_CONN_GREEN	C2	GREEN
	DVI_CONN_BLUE	C3	BLUE




DVI VIDEO CONNECTOR






Title: DVI VIDEO CONNECTOR SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM	PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
--	---





Date: 9-18-2009_15:03	Ver: D
Sheet Size: B	Rev: 04
Sheet 16 of 35	Drawn By BF




IIC Address = 0x76




Silkscreen:



SPI, CMP, Mode, and Suspend


		
Title: SPI, CMP, Mode, and Suspend SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date: 9-24-2009_15:00	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 18 of 35	Drawn By BF	


Synchronous mode
not supported



ASYN. SRAM FLASH


Title: ASYN. SRAM FLASH SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473	
Date:	9-18-2009_15:03	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	19 of 35	Drawn By	BF






PTD08A010W 10A Max. Power Channel

Title: PTD08A010W 10A Max. Power Channel SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		
PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473		
Date:	9-18-2009_15:03	Ver: D
Sheet Size: B		Rev: 04
Sheet	22 of 35	Drawn By BF




PTD08A010W 10A Max. Power Channel


Title: PTD08A010W 20A Max. Power Channel SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date: 9-18-2009_15:03	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 23 of 35	Drawn By BF	




UCD9420 Fan Circuit



ATX Peripheral Cable



SP605 Power Good




12V Power Jacks, 12V Fan



Title: TI UCD9240 Power System SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
--	--	---

Date: 9-24-2009_15:00	Ver: D
Sheet Size: B	Rev: 04
Sheet 25 of 35	Drawn By BF



PMBus Address is calculated as follows:

$$\text{PMBus Address} = 12 \times \text{Value}(\text{ADDRSEN1}) + \text{Value}(\text{ADDRSEN0})$$


Example: ADDRSEN1 R=27.4k and ADDRSEN0 R=27.4k

PMBus Address = $(12 \times 4) + 4 = 52$ decimal

ADDRSENx Value	RPMBus
Open	-
11	210k
10	158k
9	115k
8	84.5k
7	63.4k
6	47.5k
5	36.5k
4	27.4k
3	21.5k
2	16.9k
1	13.0k
0	10.2k
Short	-

Note:


Do not use PMBus Addresses 0, 1, 2, 3, 12, 126 or 127



FPGA UCD9240 PMBus Controller





Title: TI UC9240 Power System SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date:	9-24-2009_15:00	Ver: D
Sheet Size: B		Rev: 04
Sheet	26 of 35	Drawn By BF



TPS74401 3A Max MGT Power

Title: TPS74401 3A Max MGT Power SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date: 1-7-2010_17:04	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 27 of 35	Drawn By BF	





MGT Clocks





Title:	MGT Clocks	PCB P/N: 0431534
	SCHEM, ROHS COMPLIANT	SCH P/N: 0381305
	SP605 EVALUATION PLATFORM	Test P/N: TSS0123
		ART P/N: 1280473

Date:	9-24-2009_15:30	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	28 of 35	Drawn By	BF




PTD08A010W 10A Max. Power Channel

Title: PTD08A010W 10A Max. Power Channel SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		
Date: 9-18-2009_15:03		Ver: D
Sheet Size: B		Rev: 04
Sheet 29 of 35		Drawn By BF
PCB P/N: 0431534		SCH P/N: 0381305
Test P/N: TSS0123		ART P/N: 1280473




PTD08A010W 10A Max. Power Channel

Title: PTD08A010W 10A Max. Power Channel SCHEM, ROHS COMPLIANT SP605 EVALUATION PLATFORM		PCB P/N: 0431534 SCH P/N: 0381305 Test P/N: TSS0123 ART P/N: 1280473
Date: 9-18-2009_15:03	Ver: D	
Sheet Size: B	Rev: 04	
Sheet 30 of 35	Drawn By BF	






The Embedded USB JTAG Download circuit on this page is for reference only. This circuit should not be designed into an end customer product or solution. Xilinx will not provide support on this embedded USB JTAG Download circuit.



TARGET INTERFACE CONNECTIONS	
FROM	TO JTAG
FPGA_TCK	TCK ALL DEVICES
FPGA_TMS	TMS ALL DEVICES
USB_HEADER_TDI	FIRST DEVICE TDI
JTAG_TDO	LAST DEVICE TDO
EMBEDDED_INIT	NO CONNECTION

3.3V INTERFACE TO LOCAL JTAG OR SLAVE-SERIAL DEVICE CHAIN.
FOR LONG CHAINS OR TRACES, DISTRIBUTE EMBEDDED_TCK
AND EMBEDDED_TMS WITH LVDS BUFFERS.

LEGEND:

	OPTIONAL, NETS ROUTED IN PARALLEL TO LOCAL 2MM CABEL CONNECTOR J1.
	COMPONENTS TO BE LOADED FOR THE PRODUCTION ASSEMBLY VERSION ONLY.
	OPTIONAL COMPONENTS THAT SUPPORT DEBUG AND/OR DIAGNOSTICS.

Embedded USB JTAG: USB Controller, CPLD


PCB P/N: 043153
SCH P/N: 038130
Test P/N: TSS012
ART P/N: 128047

Drawing Number:		0381242	
Date:	14-JUNE-2006	Ver:	C
Sheet Size:	D	Rev:	04
Sheet	32 of 35	Drawn By	SCHWEIGLER


LAST REVISION: 9-24-2009_15:56

The Embedded USB JTAG Download circuit on this page is for reference only!
This circuit should not be designed into an end customer product or solution.
Xilinx will not provide support on this embedded USB JTAG Download circuit.


DEFAULT PID/VID EEPROM




STATUS LEDS (OPTION A)




POWER-ON RESET




PC4 JTAG CONNECTOR (OPTION B)







BYPASS CAPACITORS



ELECTRONIC SERIAL NUMBER



Embedded USB JTAG: IIC, POR, Decoupling, LED, JTAG Header, Serial Number



Level Shifters



Title:	Level Shifters	PCB P/N:	0431534
	SCHEM, ROHS COMPLIANT	SCH P/N:	0381305
	SP605 EVALUATION PLATFORM	Test P/N:	TSS0123
		ART P/N:	1280473

Date:	9-24-2009_15:00	Ver:	D
Sheet Size:	B	Rev:	04
Sheet	35 of 35	Drawn By	BF