

Name: Bole Manideep

Roll No.: FWC22026

manideepbole312@gmail.com

FWC ASSIGNMENT-2

Contents

- Componnets Required
- Description
- Logic Circuit
- Procedure
- karnaugh-map
- Conclusion

Abstract: Here we are going to discuss how to draw the Logic Circuit for the given Boolean Expression, (U + V').W' + Z and verifying it's functionality using Arduino and it's Truth Table using assembly language..

Components Required:

S.No	Component	Number	
1.	Arduino	1	
2.	Bread Board	1	
3.	Jumer Wires(M-M)	10	
4.	LED	1	
5.	Resistor(150 ohm)	1	

Descrption:

Given is a boolean expression with four different variables implying that four inputs are to be given for the circuit,in addition to that we have some mathematical operations, apostrophe and dot operators.

These symbols are nothing but the logic gates represting AND, OR, NOT gates for symbols ".", "+", " $\,$ " respectively.

So, for the given expression 5 distinct logic gates are to be connected using the four inputs in accordance with the boolean expression to excute the logic in pratice.

For an effective and fast digital circuit, number of gates must be as minimum as possible, because the delay in the output increases with increase in number of gates.

That's why minimizing a logical expression in very much important so that number of gates will be reduced.

Logic Circuit:




Figure 1: Logic Circuit for "F = (U + V').W' + Z"

Procedure:

1. Execute the following code using Geany after getting the files into respetive directory.

"Code"

- 2. Make connections with the arduino by giving inputs from digitals pins, connecting them to ground and Vcc represting 'digital LOW' and 'digital HIGH' respectively.
- 3. Connect the output digital pin declared in the code to one end of the resistor and connect the resistor's other end to the LED, with reference to the source code given below.

"Souce Code Link"

4. Now by taking different combination of inputs from the

truth table given below, check the output being 0 or 1 in regard with the LED off and on respectively.


Truth Table

U	V	W	Z	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

5. Cross check the $\operatorname{output}(F)$ with the above mentioned truth table for the corresponding input $\operatorname{combination}(U,V,W,Z)$.

karnaugh-map:

From the Truth Table we can draw a K-map and it is as follows:



Coclusion:

Hence implemented the given boolean expression and drawn it's corresponding Logic Circuit after verifying it's functionality using assembly language.