

Flow Navigator

Export Platform

▼ SIMULATION

Run Simulation

▼ RTL ANALYSIS

▶ Run Linter

▼ Open Elaborated Design

Report Methodology

Report DRC

Report Noise

Schematic

▼ SYNTHESIS

▶ Run Synthesis

▼ Open Synthesized Design

Constraints Wizard

Edit Timing Constraints

Set Up Debug

Open Dataflow Design

Report Timing Summary

Report Clock Networks

SYNTHESIZED DESIGN - xc7k70tfov676-1

Project Summary

Device

ALU_operation.v

←

→

🔍

🔍

🔄

🔍

🔍

🔍

🔍

🔍

⚙️

Sources

Netlist

Properties

X0Y3

X1Y3

X0Y2

X1Y2

X0Y1

X1Y1

X0Y0

X1Y0

Activate Windows
Go to Settings to activate Windows.

Tcl Console

Messages

Log

Reports

Design Runs

Type here to search

🔍

📁

🌐

📧

🔍

📁

📧

🔍

7:17 PM

6/19/2025