Operation	Desc	Number of args	Opcode						38 operations		16 registers		64 words			
TRAP	the ALU enters the trap mode, only valid as the rst instruction to be executed, programs cannot		000004	ALU active Y/N					Opcodes must be 6 b		reg addrs are 4 bits			0.1.11-		
IOP	jump to this instruction afterwards the ALU spends one CPU clock cycle without producing results		100000	Group sel 1		ALU Operation			Opcodes mus	De 6 Dits	reg addrs are 4	4 DitS	mem addrs are	6 Dits		
MP	move program pointer to a relative address specied by the contents of a given		100100											Instruction format		
MP	general purpose register move program pointer to a relative address specied by the contents of a given general	1	100100	Group sel 2		28 Operations								Instruction format		
MPZ	purpose register if the zero ag is 1	1	100101	Group sel 3						extra	src reg 2	src reg 1	dest reg addr	opcode		
MPS	move program pointer to a relative address specied by the contents of a given general purpose register if the sign ag is 1	1	100110	Op sel 1					bit locations	1	9:18 17:1	14 13:1	0 9:6	5:0		
MPZS*	move program pointer to a relative address specied by the contents of a given general purpose register if both the zero and sign ags are 1	1	100111	Op sel 2	Group (first)->	000	001	010	011							
STAT	load the contents of the status register into a general purpose register	1	001100		00	NOP	JMP	NOT	SHFTL					Special operations		
STAT	xor the value of the status register with the values of the current register and store it only if the trap mode ag is set		001101		01	SWAP	JMPZ	AND	SHFTR					MI II and DIV requi	re 4 regs, but that cannot fit in	our instructions
ЮТ	logical complement of the contents of a register, store it in another register		101000		10		JMPS	OR	ROTL			const val	dest reg addr	LDC		
AND			101001		11		JMPZS*	XOR	ROTR				0 9:6	5:0		
OR.			101010			100	101	110	111	_						
OR			101011		00	ADD	INC	LT	MUL*							
HFTR			101101		01	ADDC*	DEC	GT	DIV*							
HFTL			101100		10	SUB	EQ	LET*								
OTR			101111		11	SUBC*	NEQ	GET*								
OTL			101110			JUDG	INCO	OLI								
WAP*	exchange values stored in two different registers; if the registers are the same one, perform a NOP		100001			NON ALU										
NC	periorii a NO		110100													
DEC			110100		Group (first)->	10 operations 000	001	010	011							
NDD	add the content of two registers and place the output in another one without taking into account the carry bit		110000		00	HALT	MRR	LDD	LSTAT							
DDC*	add the content of two registers and place the output in another one taking into account the carry bit	3	110001		01	TRAP	LDC	LDI*	XSTAT							
UB	subtract the content of two registers and place the output in another one without		110010		10			STD								
	taking into account the carry bit as a borrow subtract the content of two registers and place the output in another one without							SID								
SUBC*	taking into account the carry bit as a borrow		110011		11			SIF								
Q	compare register A to register B, set zero ag to 1 if equal, 0 otherwise		110110			100	101	110	111							
ST .	compare register A to register B, set sign ag to 0 if A > B, 1 otherwise		111001		00											
T	compare register A to register B, set sign ag to 1 if A < B, 0 otherwise	2	111000		01											
SET*	compare register A to register B, set sign to 0 and zero ag to 1 if A >= B, invert these otherwise	2	111011		10											
ET*	compare register A to register B, set sign to 1 and zero ag to 1 if A <= B, invert these otherwise	2	111010		11											
ИRR	more contents stored in register Ro into register Rd	2	000100													
DC	load numerical constant C directly into register R	2*	000101													
DD	load data contained in the origin address contained in Ro to destination register Rd	2	001000													
.DI*	load data to Rd contained in the address contained in the memory address pointed by Roi	,	001001													
STD	store data contained in Ro to the destination in address Rd		001010													
STI*	store data contained in Roi to the address contained in the memory address pointed by Rd		001011													
MUL*		41	111100													
IV*		41	111101													
ALT			000000													
VEO*			110101													
Luc			110101													