1-1:4 bit 加減法器(符號)

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
2
    use IEEE.STD_LOGIC_ARITH.ALL;
3
    use IEEE.STD LOGIC UNSIGNED.ALL;
5
   entity adder 4 plus is
6
B:in STD LOGIC VECTOR(3 downto 0);
8
9
            C:in std LOGIC;
10
            M:in std LOGIC;
11
            Co:out STD LOGIC VECTOR(3 downto 0);
12
            S:out STD LOGIC
13
            );
    end adder_4_plus;
14
15
16
   -architecture adder 4 plus of adder 4 plus is
   Lsignal temp:std_LOGIC_VECTOR(4 downto 0);
17
18
    ⊟begin
        temp <= ('0' & A) + ('0' & B) when (M='0') else
19
        ('0' & A)-('0' & B);
20
21
        Co<=temp(3 downto 0);
22
        S \le temp(4);
23 Lend adder_4_plus;
24
```



1-2:加減法器(邏輯閘)

```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
 use IEEE.STD_LOGIC_ARITH.ALL;
 use IEEE.STD LOGIC UNSIGNED.ALL;
⊟entity 4 b is
     Port(A:in STD LOGIC VECTOR(3 downto 0);
B:in STD LOGIC VECTOR (3 downto 0);
          C:in std LOGIC;
          M:in std LOGIC;
          Co:out STD LOGIC VECTOR(3 downto 0);
           S:out STD LOGIC
end 4_b;
□architecture 4 b of 4 b is
Lsignal temp:std LOGIC VECTOR(4 downto 0);
⊟begin
   if(M=='0')then
temp(0) = A(0) AND B(0);
    temp(1) = (A(1)AND B(1)) XOR temp(0);
    temp(2) = (A(2)AND B(2)) XOR temp(1);
    temp(3) = (A(3)AND B(3)) XOR temp(2);
    Co=temp;
    S= (A(3)AND B(3)) AND temp(2);
else
    temp(3)=A(3) XOR B(3);
    temp(2) = (A(2) \times B(2)) \times CR \times Emp(3);
    temp(1) = (A(1) XOR B(1)) XOR temp(2);
    temp(0) = (A(0) XOR B(0)) XOR temp(1);
    Co=temp;
    S='0';
Lend 4_b;
```

1-3 8 bit multiplexer

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
     use IEEE.STD LOGIC ARITH.ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
 4
 5
 6
    ⊟entity mux 8 is
 7
    Port(DIN:in STD LOGIC;
 8
             S:in STD LOGIC VECTOR(2 downto 0);
             Y:out STD LOGIC VECTOR (7 downto 0)
 9
10
11
     end mux 8;
12
13
    ☐architecture mux 8 of mux 8 is
    signal x:std LOGIC VECTOR(1 downto 0);
14
15
    ■begin
16
     Y<="1111111" &DIN when S="000" else
17
         "1111111" &DIN & "1" when S="001" else
         "11111" &DIN & "11" when S="010" else
18
         "1111" &DIN & "111" when S="011" else
19
         "111" &DIN & "1111" when S="100" else
20
21
         "11" &DIN & "11111" when S="101" else
22
         "1" &DIN & "1111111" when S="110" else
        DIN & "11111111" when S="111";
23
24
    end mux 8;
```

