
1. 以2個4位元加法器組成10位元加法器



2. Cascade bcd3 counter

```
library ieee;
use ieee.std_logic_l164.all;
use ieee.std_logic_unsigned.all;
           ⊟entity cscuc3 is
           port(
                        clk:in std_logic;
                        res:std_logic;
csin:in std_logic;
csot:out std_logic;
       8
      10
                        q:out std_logic_vector(11 downto 0)
      11
      12
           end cscuc3;
      13
           Farchitecture cscuc3 of cscuc3 is
      14
            signal cnt:std_logic_vector(3 downto 0);
signal tmp:std_logic_vector(7 downto 0);
signal cl,c2:std_logic;
      15
      16
      17
      18
           component cscdc is
      19
      20
           port (
      21
                        clk:in std_logic;
      22
                        res:in std_logic;
                        csin:in std_logic;
csot:out std_logic;
      23
      24
)
                        q:out std_logic_vector(3 downto 0)
      26
27
             end component:
      28
      29
                 Ul:cscdc port map(
      30
      31
      32
      33
                                       csin,
      34
                                       cl,
      35
                                       tmp(3 downto 0)
      36
                               );
                 U2:cscdc port map(
      37
                                       clk,
      39
                                       res,
      40
                                       cl,
      42
                                       tmp(7 downto 4)
      43
                               ):
           44
                 process(clk,res)
      45
                 begin
                    if res='0' then
      46
                        cnt<=(others=>'0');
begin
    U1:cscdc port map( clk,
                          csin,
                          tmp(3 downto 0)
                  );
    U2:cscdc port map(
                          clk,
                          res,
                          cl,
                          tmp(7 downto 4)
    process(clk,res)
    begin
        if res='0' then
        if res='0' then
  cnt<=(others>'0');
elsif clk'event and clk = '1' then
  if c2 = '1' then
   if cnt<="0011" then</pre>
                  cnt<="0000";
               else
              cnt<=cnt+l;
end if;</pre>
           end if;
        end if;
    end process;
    end cscuc3;
```

