# NOTES:

 Project Drawing Numbers:
 Raw PCB Gerber Files PCB Design Files
Assembly Drawing
Fab Drawing
Schematic Drawing


100-0320807-C1 110-0320807-C1 120-0320807-C1 130-0320807-C1 140-0320807-C1 150-0320807-C1

160-0320807-C1 Bill of Materials 170-0320807-C1 Schematic Design Files 180-0320807-C1 Functional Specification 210-0320807-C1 220-0320807-C1 PCB Layout Guidelines 320-0320807-C1

2. 1172 Parts, 88 Library Parts, 1330 Nets, 6643 Pins

## **Arria V SoC FPGA Development Kit Board**





		3	2 1		
REV	DATE	PAGES	DESCRIPTION		
A1		All	INITIAL REVISION A RELEASE		
02		All	Changes for Rev B		
B1		All	INITIAL RELEASE TO B		
			Changes:		
			Fixed connections for FPGA Power Monitor		
			Added FMCB and LMK interface		
			Added pull-ups for Power Monitor devices		
			Added series resistor (0-ohm) between run pin and Power Monitor device		
			Changed QSPI device to one with reset pin		
C1		All	INITIAL RELEASE TO C		
			Changes:		
			Removed SPI signals from MAX device to LMK device		
			Swapped pin locations for CLK_100M_FPGA and SPI_SDIO to remove critical warnings		
			Added RC circuit for JTAG clocks (JTAG_MUX_TCK, JTAG_HPS_TCK)		
			Added resistor mux for selecting clock and sync from LMK or FPGA for FMCA and FMCB		
			Changed LTC2978 to LTC2977		

PAGE	DESCRIPTION	PAGE	DESCRIPTION	1
1	Title, Notes, Block Diagram, Rev. History	30	On-Board USB Blaster II	1
2	Blank Page	31	FPGA Power Monitor 1	1
3	PCI Express Edge Connector	32	FPGA Power Monitor 2	1
4	Arria V ST Bank 3	33	HPS Power Monitor	1
5	Arria V ST Bank 4	34	Power 1 - DC Input, 12V, 3.3V	1
6	Arria V ST Bank 6, 7G	35	Power 2 - FPGA Power 1.1V	1
7	Arria V ST Bank 7	36	Power 3 - FPGA Power 1.5V	1
8	Arria V ST Bank 8	37	Power 4 - FPGA Power 2.5V	1
9	Arria V ST Transceiver Banks	38	Power 5 - HPS Power 2.5V	1
10	Arria V ST Clocks	39	Power 6 - HPS Power 1.5V	1
11	PLL and Clocks	40	Power 7 - HPS Power 3.3V	1
12	Clock Cleaner	41	Power 8 - 5V, 1.8V, & HPS 1.1V	1
13	Arria V ST Configuration	42	Power 9 - Linear Regulator	1
14	JTAG	43	Power 10 - Arria V ST Power	1
15	DDR3 x40 - HPS	44	Power 11 - Arria V ST GND	1
16	DDR3 x32 - FPGA Port A	45	Decoupling	t
17	DDR3 x32 - FPGA Port B			1
18	Flash, EPCQ			1
19	5M2210 System Controller			1
20	10/100/1000 Ethernet PHY (HPS)			1.
21	Dual EtherCAT PHY			ľ
22	SFP+ Port A			1
23	SFP+ Port B			1
24	FMC Port A Connector			1
25	FMC Port B Connector			1
26	QSPI Flash, Reset Circuit			1
27	USB 2.0 OTG, Micro SD Card			1
28	User I/O (LEDs, Buttons, Switches, LCD)			1
29	UART Ports A & B			1





Altera Corporation, 9330 Scranton Rd #400, San Diego, C	;A 92121
---	----------

litle	itle	Arria V SoC FPGA Development Kit Board
		Copyright (c) 2013, Altera Corporation. All Rights Reserved.


	Copyright (c) 2013, Altera Corporation	. All Rights Reserved.
Size	Document Number	
В	150-0320807-C1	(6XX-44209R)

Thursday, December 12, 2013







# Arria V ST Bank 3



### Arria V ST Bank 4







В






Altera Corporation	, 9330 Scranton Rd #400	, San Diego, CA 92121


Title	Arria V SoC FPGA Development Kit Board			
Copyright (c) 2013, Altera Corporation. All Rights Reserved.				
Size	Document Number	٦		


150-0320807-C1 (6XX-44209R)


Thursday, December 12, 2013 Sheet 5 of 45


\_\_\_\_\_

































































#### **UARTS PORT A and PORT B** UART 3.3V\_USB\_UARTA VIO\_USB\_UARTA R118 \_\_\_\_\_0\_ 3V3OUT R119 5V\_USB\_UARTA L11 USB MINI-B VCCIO **USBDM** USBDP \_\_\_\_ C83 C82 RESET HPS UARTA N 39pF 39pF NC2 Green\_LED /// D21 NC3 NC4 3.3V\_USB\_UARTA VIO\_USB\_UARTA 5V\_USB\_UARTA = VBUS ID D+ D-NC CBUS1 TP1 Green\_LED D22 CBUS2 NC5 CBUS3 NC6 C102 C105 GND CBUS4 27 28 osci 0.1uF 0.1uF 3.3V\_USB\_UARTA 0.1uF 2.2uF osco TPD4S012DRYR R112 10.0K PWR ENA 5V\_USB\_UARTA RESET HPS UARTA N R117 10.0K 900 L + 4 E FT232R 4.70K, 1% U36 3.3V\_USB\_UARTB VIO\_USB\_UARTB R140 3V3OUT 5V\_USB\_UARTB L15 USB MINI-B VCCIO USBDP C120 \_\_\_\_ C121 39pF 39pF RESET NC2 NC3 NC4 3.3V\_USB\_UARTB VIO\_USB\_UARTB 5V\_USB\_UARTB = VBUS ID D+ D-NC CBUS1 CBUS2 NC5 CBUS3 C134 C146 C122 C128 C125 C126 GND CBUS4 27 28 0.1uF 2.2uF osci 0.1uF 3.3V\_USB\_UARTB 0.1uF 4.7uF osco 10.0K PWR\_ENB TPD4S012DRYR 5V\_USB\_UARTB 900 - 4 4 8 FT232R 4.70K, 1% Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121 **Arria V SoC FPGA Development Kit Board** Copyright (c) 2013, Altera Corporation. All Rights Reserved. Document Number В 150-0320807-C1 (6XX-44209R)

