Same fixed preparation: 180s idle +30s READY0; A/B/A/B/A, 8s per phase; identical input