
Observer: A=1Hz, B=20Hz clock/reason +1Hz full; all requests READY0
observer block 0
READY CPU latency (us)
100ms bin means; BURST gaps
Seconds since first measured phase
observer block 0
Observed SM clock (MHz)
No interpolation for empty bins
Seconds since first measured phase
observer block 1
READY CPU latency (us)
100ms bin means; BURST gaps
Seconds since first measured phase
observer block 1
Observed SM clock (MHz)
No interpolation for empty bins
Seconds since first measured phase