
Historical data joined to RM GPC mapping
6 process blocks; not bare L2 latency or physical memory homes
Class 1 − class 0 (cycles / dependent step)
1.5
1.0
0.5
0.0
−0.5
−1.0
−1.5
.cg
.ca
GPC 0
GPC 1
GPC 2
GPC 3
GPC 5