
uut2
A[3:0]
X[1:7]
seg7_decoder
uut6
ck
digit0[0:6]
digit1[0:6]
digit2[0:6]
digit3[0:6]
digit4[0:6]
digit5[0:6]
digit6[0:6]
digit7[0:6]
an[7:0]
seg[0:7]
sSegDisplay_8
CLK100MHz
uut1
clock
digit_in[3:0]
reset
Y0[3:0]
Y1[3:0]
Y2[3:0]
Y3[3:0]
four_digit_calculator
uut3
uut4
uut5