An 84 pW/Frame Per Pixel Current-Mode CMOS Image Sensor With Energy Harvesting Capability

Fang Tang, Student Member, IEEE, and Amine Bermak, Senior Member, IEEE

Abstract—In this paper, we present an ultra-low-power current-mode image sensor with energy harvesting capability. By biasing the in-pixel transconductance amplifier in triode region and using a pipelined 9-bit current-mode analog-to-digital converter (ADC), a power consumption as low as 84 pW/frame per pixel is achieved. Besides the ultra-low-power feature, the proposed 6T pixel can also be used as a solar cell by reconfiguring the in-pixel P+/Nwell photodiode, which can generate several micro watt power at Klux illumination levels. As a result, this energy harvesting imager is very suitable for wireless image sensor network applications. The test chip with a 128 \times 96 pixel array resolution is fabricated using a 0.35 μ m CMOS technology. The random noise and the fixed pattern noise (FPN) in dark are 0.4% and 1%, respectively. In the energy harvesting mode, 4.85 μ W power can be harvested using the reconfigurable pixel array.

Index Terms—Active pixel sensor (APS), CMOS image sensor, current-mode, energy harvest, low-power.

I. INTRODUCTION

TATE-OF-THE-ART wireless image sensor networks require ultra-low-power operation in order to avoid replacing battery and keep a longer lifetime. It is expected that the next generation of CMOS mega-pixel image sensor will consume less than 1 mW of power to support the continuously increased demand for wireless devices [1]. Power per frame per pixel is one of the most important Figure of Merit (FOM) for such imagers enabling to normalize the power consumption with respect to the frame rate as well as the pixel array resolution. Normally, the ADC and the peripheral circuitries jointly contribute most of the power consumption of the CMOS imager system [2]. Recently reported arts present 460 pW/frame per pixel dynamic Pulse Width Modulation imager reported in [2] and a 270 pW/frame per pixel contrast-based asynchronous scheme reported in [3]. Besides the ultra-low-power feature, energy harvesting is becoming an important scheme to extend the lifetime of the appliance. Several potential energy harvesting schemes can be chosen, such as vibration energy harvesting using MEMS devices and RF energy harvesting [4].

Manuscript received September 10, 2010; revised February 08, 2011; accepted March 18, 2011. Date of publication April 05, 2011; date of current version February 08, 2012. This work was supported in part by a research grant from the Research Grant Council of Hong Kong Ref: 610405. The associate editor coordinating the review of this paper and approving it for publication was Prof. Orly Yadid-Pecht.

The authors are with the Department of Electrical and Computer Engineering, Hong Kong University of Science and Technology (HKUST), Clear Water Bay, Kowloon, Hong Kong (e-mail: bermak@ieee.org).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSEN.2011.2138128

For a CMOS image sensor, the in-pixel photodiode can be used not only as a photodetector, but also as a light energy harvesting element (solar cell). As a result, it is interesting to utilize the light energy for an image sensor in order to harvest energy [5], [6].

In this paper, we report an ultra-low-power imager achieving a FOM of about 84 pW/frame per pixel, which is one of the lowest power designs ever demonstrated. A 6T current-mode pixel structure is proposed. The in-pixel transconductance amplifier is biased in triode region in order to minimize the output current. A 9-bit ADC is designed in the current-mode using pipelined scheme, achieving a sampling rate of about 1 M samples/s. By reconfiguring the in-pixel switch transistors, the P+/Nwell diode can be used as the photodiode in the imaging mode and as the energy harvesting element in the energy harvesting mode, respectively. A test chip is fabricated with a 128×96 pixel array using a standard $0.35~\mu m$ CMOS process.

This paper is organized as follows. Section II describes the imager architecture and its VLSI design. Section III demonstrates the simulation and measurement results as well as discussions. Section IV delivers the conclusion.

II. IMAGER ARCHITECTURE AND VLSI DESIGN

A. 6T Reconfigurable Pixel

As shown in Fig. 1, the proposed CMOS image sensor architecture is composed of the pixel array, the current-mode ADC, the clock generator, and the peripheral digital circuit. The proposed pixel is implemented with 6 Transistors (6T) and one P+/Nwell photodiode. The transistors are composed of four NMOS switches, one PMOS reset transistor, and one NMOS transistor used as a transconductance amplifier. The pixel can operate in both energy harvesting mode and imaging mode. During the energy harvesting mode, the negative pole (Nwell) of the diode is connected to *Gnd*, while the positive pole (P+) is connected to the global power bus, by setting the control signal *Mode* to "1." As a result, the voltage at the power bus $V_{\rm bus}$ can be charged up until the photocurrent I_{ph} is equal to the forward biased current of the photodiode, as shown in (1). V_T is the thermal voltage (26 mW at 300 K), and I_S is the reverse saturation current of the diode

$$V_{\text{bus}} = V_T \ln \left(\frac{I_{\text{ph}}}{I_S} + 1 \right). \tag{1}$$

During the imaging mode, the *Mode* signal is set to "0" and thus, the pixel is reconfigured as a normal 3-T current mode active pixel sensor (APS), as shown in Fig. 2. Since the supply voltage is 1.35 V for low-power consideration, the reset switch is implemented with a PMOS transistor. As a result, the voltage




Fig. 1. The proposed imager's architecture.




Fig. 2. The equivalent configuration of the proposed current-mode pixel during the imaging mode.

swing at the sensing node V_n can be from V_{th} to V_{dd} . In order to minimize the output current, the transconductance amplifier M1 is biased in the triode region instead of the saturation region. This biasing scheme is achieved by using an array-level NMOS transistor as a current limiter Mn and setting its biasing gate voltage V_b properly. With the second order Spice transistor model, the output current of the pixel can be described as

$$\begin{cases} I_{\text{out}} = k_{Mn} (V_{gsMn} - V_{thMn})^2 \\ I_{\text{out}} = k_{M1} \left[(V_{gs1} - V_{th1}) V_{ds1} - V_{ds1}^2 / 2 \right] \\ \forall V_{gs1} = V_n, \ V_{ds1} = V_b - V_{gsMn} \end{cases}$$
 (2)

where k_{Mn} and k_{M1} are the device gain factors for transistor Mn and M1, respectively. Thus, the output current I_{out} as a function of the sensing voltage V_n can be depicted as (assuming $V_{th1} = V_{thMn} = V_{th}$ and $k_n = nk_1$)

$$\begin{cases} I_{\text{out}} = nk_1 \left[\frac{(V_n - V_b)\left(2V_n - A - 2\sqrt{V_n^2 + BV_n + C}\right)}{(1 + 2n)^2} + D \right] \\ A = 2V_{th} + 4n(V_{th} - V_b) \\ B = 4n(V_b - V_{th}) - 2V_{th} \\ C = (2n + 1)V_{th}^2 - 2nV_b^2 \\ D = (V_b - V_{th})^2 / (1 + 2n) \end{cases}$$
(3)

Since the parasitic capacitance C_p at the source of ${\cal M}n$ is proportional to the array size, the output time constant is dominated by the product of C_p and r_{bus} , where r_{bus} is the impedance at the source of Mn, as shown in (4)

$$r_{\text{bus}} = r_{ds1} / / (1/g_{mMp}) \approx 1/g_{mMp}$$
$$= 1/\sqrt{(W/L)_{Mn} \mu_n C_{\text{ox}} I_{\text{out}}}.$$
 (4)

In order to minimize the impedance r_{bus} without increasing the output current, the transistor channel width of Mn should be large (large value of n). Ideally, if $n \gg 1$, (4) can be simplified as (5), leading to a quasi-linear function of Vn

$$I_{\text{out}} \approx k_1 \left[V_n (V_b - V_{th}) + \frac{V_{th}^2 - V_b^2}{2} \right].$$
 (5)

In our simulation using a CMOS 0.35 μ m technology, the bias voltage V_b of Mn is set to about 450 mV and the transistor size of Mn is set to 300 μ m/0.35 μ m ($n \approx 1700$), leading to a 2 μ A maximum output current when $V_{dd} = 1.35 \,\mathrm{V}$. The settling time is less than 100 ns considering a 500 fF bus capacitance, when the pixel's output reaches to 99.9% of its steady state.

The process variation of the V-I gain parameter k1 will introduce variations in terms of output current. Assuming the other parameters are fixed except k1, the absolute output signal variation and the percentage of the output signal variation for the saturated current-mode and the linear current-mode APS are given by (6) and (7), respectively

$$\begin{cases}
\frac{\partial I_{ds}}{\partial k_1} \Big|_{sat} = (V_{gs} - V_{th})^2 \\
\frac{\partial I_{ds}}{\partial k_1} \Big|_{lin} = (V_{gs} - V_{th})V_{ds} - \frac{V_{ds}^2}{2}
\end{cases}$$

$$\begin{cases}
\frac{\partial I_{ds}}{I_{ds}\partial k_1} \Big|_{sat} = \frac{(V_{gs} - V_{th})^2}{I_{ds}} = \frac{1}{k_1} \\
\frac{\partial I_{ds}}{I_{ds}\partial k_1} \Big|_{lin} = \frac{(V_{gs} - V_{th})V_{ds} - V_{ds}^2/2}{I_{ds}} = \frac{1}{k_1}
\end{cases}$$
(7)

$$\begin{cases}
\frac{\partial I_{ds}}{I_{ds}\partial k_1} \Big|_{sat} = \frac{(V_{gs} - V_{th})^2}{I_{ds}} = \frac{1}{k_1} \\
\frac{\partial I_{ds}}{I_{ds}\partial k_1} \Big|_{tin} = \frac{(V_{gs} - V_{th})V_{ds} - V_{ds}^2/2}{I_{ds}} = \frac{1}{k_1}
\end{cases}$$
(7)

Assuming $V_{th}=0.6~\rm{V},~V_{gs}=1~\rm{V},~and~V_{ds}=0.1~\rm{V},~(\partial I_{ds}/\partial k_1)|_{sat}$ is 4.5 times larger than $(\partial I_{ds}/\partial k_1)|_{lin}$. However, the output current of the saturated current-mode is also larger than the linear mode, as a result, the percentage of the output current variation for both the saturated and linear current-mode APS will be similar.




Fig. 3. The FWC as a function of the reset voltage.

The full well capacity (FWC) of the pixel is defined as follows:

$$FWC = Cpd \times Vrst/e \tag{8}$$

where Cpd is the parasitic capacitance of the photodiode, Vrst is the reset voltage of the photodiode and e is the electron charge $(-1.6 \times 10^{-19} \ \mathrm{C})$. Cpd is estimated from AMIS 0.35 $\mu\mathrm{m}$ HSPICE model and found to be around 209 fF. The FWC as a function of the reset voltage is illustrated in Fig. 3. The value of FWC in this work is much larger than the value of the conventional APS (normally in the range from 10 ke- to 100 ke-) due to a much larger photodiode area $(15~\mu\mathrm{m} \times 10~\mu\mathrm{m})$. It should be noted that, (6) assumes the reset voltage does not affect the parasitic capacitance Cpd. When taking this bias effect into account, the FWC will be increased.

B. Current-Mode ADC

The pipelined scheme is chosen to implement the 9-bit current-mode ADC, as shown in Fig. 4. This choice is made taking into consideration the power/sampling rate and the circuitry complexity. The output current of the pixel is sampled and held at the first bit cell using an NMOS-based capacitor C_{SH} , whose gate leakage current can be ignored using a 0.35 μm process. In this work, the ADC's reference current I_{ref} is 1 μ A, which should be twice as large as the maximum output current of the pixel I_{out} . Since 1-bit/stage converting scheme is used, the output residue current is doubled by a current mirror before it enters into the current comparator of the next stage. The current comparator is composed of an NMOS current mirror Mn, a PMOS current mirror Mp and an inverter-based buffer Buf. The channel length of Mn and Mp is set to 2 μ m, while the channel width are 2 μm and 4 μm for Mn and Mp, respectively. The transistor size of the buffer is set to the minimum feature. In order to minimize the averaged power consumption, an effective control scheme is implemented to turn on the ADC only during the read-out phase. When En_ADC is "1," the residue current of each stage is only the leakage current and as a result, the total power consumption of this ADC will be lower than 1% of its active state. For instance, at 10 frames/s, the enabled 9-bit ADC consumes a power of about $40 \,\mu\text{A} \times 1.35 \,\text{V} = 54 \,\mu\text{W}$ and the static power is only 300 nW when the ADC and the pixel are disabled. If the sampling rate of the ADC is larger than 1 MS/s, the overall averaged power consumption $P_{\rm avg}$ of the ADC can be estimated as follows:

$$P_{\text{avg}} = 40 \ \mu\text{A} \times 1.35 \ \text{V} \times 12.3 \ \text{ms} / 100 \ \text{ms} = 6.64 \ \mu\text{W}.$$
 (9)

The ADC's output code as a function of the input current is not ideally continuous, especially when the most significant bit (MSB) changes its value. This discontinuity phenomenon is wildly reported in current mode ADC schemes, as addressed in [8]. This discontinuity can introduce larger random noise, which will be discussed in Section III. However, it should be noted that, the nonlinearity of the whole system is dominated by the pixel's transconductance amplifier M1.

C. Control Circuitry

The clock generator is implemented with a three-stage ring oscillator, as shown in Fig. 5. When the clock generator is active ($En_{osc} = 1$ "), the gate voltage of the NMOS tuning transistor M_T in each delay cell is set to a reference value $V_{
m osc}$ and the ring oscillator can generate a clock signal for the imager system with a certain frequency. The system clock frequency is determined by the sampling rate of the ADC. If $En_{osc} = 0$ ", the gate voltage of M_T is equal to zero and thus, the feedback loop is cut off and the imager enters into the energy harvesting mode. The select and reset signals are fed into the pixel array using row and column shift register chains. The pixel is reset row by row and it takes 128 clock cycles to perform the reset of a single row. Assuming the output clock frequency of the oscillator is 1 MHz, the reset operation for each frame takes about 12.288 mS as the same as the read-out time. If the maximum frame rate of this imager is 10 frames/s, the maximum integration time variation between different pixels is only 0.128%, which can be further corrected by external digital signal processing. A programmable 4-bit word S[3:0] is implemented on chip to tune this imager's frame rate. During the integration phase, the shift register chain operates as a counter and the last register output is fed into a 16-stage D flip-flop, which constitutes a 16-stage frequency divider. Different values of S correspond to the D flip-flop's output and as a result, the integration time $T_{\rm int}$ can be determined as

$$T_{\text{int}} = 2^S \times 12.288 \text{ ms}, \quad \forall \ 0 \le S \le 15.$$
 (10)

Since the harvested voltage at the global power bus $V_{\rm bus}$ is small (normally less than 0.5 mV), it is difficult to use such voltage to charge a battery. In order to increase the output voltage, an on-chip charge pump is implemented, as shown in Fig. 6, with a two-stage NMOS/PMOS cross-coupled structure [9]. By using PMOS transistor, this charge pump can significantly reduce the body effect on the second stage. The output voltage $V_{\rm out}$ of the charge pump could reach up to $V_{\rm out} = V_{in} + V_{thn} + V_{thp}$, which can be utilized to charge an external battery.

III. EXPERIMENTAL RESULTS

The pixel layout is illustrated in Fig. 7. It occupies a pixel area of $21 \times 21 \ \mu \text{m}^2$ and achieves a fill-factor of 39% in




Fig. 4. The implemented 9-bit current-mode pipelined ADC schematic.




Fig. 5. The implemented clock generator schematic.




Fig. 6. The implemented charge pump schematic.

 $0.35~\mu m$ CMOS technology. Fig. 8 illustrates the microphotograph of the prototype chip occupying a total area of 8 mm². Over 90% of the area is occupied by the 128 \times 96 pixel array. Fig. 9 shows the DC output code of the current-mode ADC as a function of the voltage at the sensing node Vn. The measured response is shifted right compared with the simulation result, mainly due to the process variation of the CMOS technology. In Fig. 10, the measured random noise of the read-out circuit is plotted as a function of V_n , which is obtained by a 12-bit current-mode ADC using the same bit cell. For each measured point, 15 000 sampled data are recorded and the random noise is calculated by computing the standard deviation. It should be noted that, the measured data is not a monotonic function of the sensing voltage. One possible explanation is related to timing




Fig. 7. The pixel layout including a P+/N-well energy harvesting photo-detector, a Psub/N-well signal photodetector and six transistors. It occupies an area of $21 \times 21~\mu\mathrm{m}^2$ in 0.35 $\mu\mathrm{m}$ CMOS technology.




Fig. 8. The chip microphotograph. The chip is designed in 0.35 μm CMOS technology and occupies a total area of 8 mm².

mismatch where at some points in the conversion (for example, "100000000" or "110000000"), where the most significant bits are "1" and the less significant bits are "0," a sudden input

Specifications	This work	Cho [11]	Gottardi [3]	Jun Ohta [2]	K. B. Cho [12]
CMOS	0.35μm	0.13µm	0.35µm	0.35μm	0.35μm
technology					
Pixel	128 × 96	128 × 128	128 × 64	128 × 96	176 × 144
resolution					
Supply	1.35V	0.75V/1.25V	3.3V	1.35V	1.5V
voltage					
Pixel pitch	21um	3.4um	26um	10um	5um
Pixel structure	6-T PMOS/NMOS	3-T NMOS	45-T PMOS/NMOS	3-T NMOS	3-T NMOS
Fill-factor	39%	38%	20%	18.5%	30%
ADC	9-bit	10-bit	Contrast-based	9-bit	8-bit
	Current-mode		asynchronous		
Frame rate	9.6 fps	15 fps	<4k fps	9.6 fps	30 fps
Power	3.2pW/frame.pixel	7.7pW/frame.pixel	N/A	3.6pW/frame.pixel	N/A
(sensor array)					
Power (ADC)	6.64uW@10fps	N/A	N/A	25uW@9.6fps	N/A
Power (total)	10uW@10fps	N/A	22uW@10fps	55uW@9.6fps	550uW@30fps
	84pW/frame.pixel		269pW/frame.pixel	460pW/frame.pixel	723pW/frame.pixel
Random noise	>0.4% or 2LSB	0.73mVrms	N/A	0.95LSB	0.85LSB
(dark)	(raw)				
Pixel FPN	>1% raw FPN	0.66%	N/A	0.12%	N/A
(dark)	(raw)				
Well capacity	1.25 Me-	21 ke-	N/A	N/A	26 ke-
Dynamic	60dB	54dB	100dB	51.3dB	49dB
Range					
Energy	80nA @ 350lux	N/A	N/A	N/A	N/A
Harvesting	9.7μA @ 3500lux				

TABLE I
PERFORMANCE SUMMARY OF THE PROPOSED DESIGN AND COMPARISONS WITH RELATED ART




Fig. 9. The simulated and measured output code of the ADC as a function of the input signal.

noise current can change the most significant bit value. If the less significant bits cannot generate the proper result before the output code is latched into the 9-bit registers, a large random noise can be introduced. Inserting a sample-and-hold circuit between each stage can significantly reduce such random noise. Increasing the supply voltage and the reference current can increase the signal-to-noise ratio (SNR). Nevertheless, the maximum random noise of the read-out circuit is still less than 0.4%, which determines SNR in dark, since the overall temporal noise of the imager in dark is dominated by the read-out noise [10]. Fig. 11 shows the captured image in dark illumination level when the random noise is removed from the raw image by the multisampling technique. As a result, the noise shown in Fig. 11 represents the fixed pattern noise




Fig. 10. The measured output random noise.




Fig. 11. (a) The captured raw image in dark (1% raw FPN with ten times amplification), (b) the corrected image by external digital CDS process (0.4% FPN with ten times amplification), and (c) a sample image captured at 10 f/s.

(FPN) in dark. Fig. 11(a) illustrates the raw FPN amplitude and allocation, while Fig. 11(b) shows the captured FPN image




Fig. 12. The measured transient response of the harvested output voltage with a 20 nF load capacitor at 2000 and 3500 lux.




Fig. 13. Measured harvested output voltage (before the charge pump) as a function of the light illumination level.

after digital correlated double sampling correction (CDS) [13] and Fig. 11(c) shows a sample image captured at 10 f/s. About 1% raw FPN is measured at 10 frames/s in dark, while the corrected FPN is about 0.4%. The corrected FPN by the digital CDS is worse than the voltage mode APS scheme [14] mainly due to the strong nonlinearity of the in-pixel voltage-to-current transconductance amplifier. The operation speed of the ADC is also measured by feeding a sinusoid voltage signal into the sensing node V_n and the measurement result shows that up to 1.8 MS/s sampling rate can be achieved without obvious output distortion, which is consistent with the simulation result. The large well capacity can be achieved from a large pixel size which leads to a large photodiode area.

Fig. 12 illustrates the output transient measurement response in the energy harvesting mode. An 80 nA and a 9.7 μA current generated by the pixel array are measured at 350 lux and 3500 lux, respectively. At 3500 lux, a harvested power figure of 9.7 $\mu A \times 0.5 \, V = 4.85 \, \mu W$ is obtained. Since each frame in the imaging mode consumes about 10 $\mu W \times 0.1 \, s = 1 \, \mu J$, ideally operating in the energy harvesting mode for 200 mS can provide enough energy for one frame image capturing. Fig. 13 shows the




Fig. 14. Measured output transient voltage response of the charge pump at 600 lux illumination level with $47~\mu\mathrm{F}$ load capacitance.

relationship between the harvested output voltage and the environmental light intensity. Measurement results illustrate that the output voltage is approximately proportional to the log scale of the light intensity. The functionality of the charge pump is also measured in this work. Fig. 14 illustrates the measured transient response of the charge pump's output voltage. During this measurement, the capacitance of CP1 and CP2, as shown in Fig. 6, is 10 nF and the load capacitance C_L is 47 μ F. The clock frequency is 1 KHz and the voltage swing of the clock signal is ± 1.35 V. The slope of this transient response represents the harvested current which can be used to charge the external battery. According to the measurement result in Fig. 14, the instantaneous current is about 3 μ A, when the voltage at the loading capacitor is 1.3 V at 600 lux illumination level. Table I summarizes the performance of the proposed design and compares it with state-of-the-art related imagers. The table highlights the main features of the proposed design namely a state-of-the-art low-power consumption with the possibility of reconfiguring the design into energy harvesting mode.

IV. CONCLUSION

In this paper, an ultra-low-power 128×96 image sensor array with energy harvesting capability is fabricated and successfully measured using a 0.35 μm CMOS technology. The pixel operates in the current-mode under the triode region, with a single transistor biasing scheme. The output current signal is directly digitized using a 9-bit current-mode pipelined ADC. This imager features an 84 pW/frame per pixel power consumption, which is to the best of our knowledge the lowest power ever reported for CMOS image sensors. Additionally, the proposed pixel can be reconfigured into the energy harvesting mode, using the existing in-pixel photodetectors. Measurement results show that 9.7 μ A current can be utilized at 3500 lux light intensity. By implementing an on-chip charge pump, the harvested voltage can be further enhanced up to about 1.7 V, which can be used for external battery charging. The total chip area is about 8 mm^2 and the pixel pitch is about 21 μm with a 39% pixel fill-factor. This low-power consumption and energy harvesting capabilities make the proposed CMOS image sensor very suitable for extended lifetime wireless sensor network applications.

REFERENCES

- [1] C. Xu, W. Zhang, W. H. Ki, and M. Chan, "A 1.0-V VDD CMOS active pixel sensor with complementary pixel architectures and pulse width modulation fabricated with a 0.25 μm CMOS process," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 54–595, 2008.
- [2] K. Kagawau, S. Shishido, M. Nunoshita, and J. Ohta, "A 3.6 pW/frame. pixel 1.35 V PWM CMOS imager with dynamic pixel readout and no static bias current," in *Proc. IEEE Int. Solid-State Circuits Conf.* (ISSCC), 2008, pp. 54–595.
- [3] M. Gottardi, N. Massari, and S. A. Jawed, "A 100 μ W 128 × 64 pixels contrast-based asynchronous binary vision sensor for sensor networks applications," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1853–1859, Dec. 2002.
- [4] C. Shi, M. K. Law, and A. Bermak, "A novel asynchronous pixel for energy harvesting CMOS image sensor," *IEEE Trans. Very Large Scale Integ. Syst.*, vol. 19, no. 1, pp. 118–129, 2011.
- [5] A. Fish, S. Hamami, and O. Yadid-Pecht, "Self-powered active pixel sensors for ultra low-power applications," in *Proc. IEEE Int. Symp. Circuits and Syst. (ISCAS)*, 2005, pp. 5310–5313.
- [6] F. Tang, Y. Cao, and A. Bermak, "An ultra-low power current-mode CMOS image sensor with energy harvesting capability," in *Proc. Eur. Solid-State Conf. (ESSCIRC), Madrid 2010*, Madrid, Spain, 2010, pp. 126–129.
- [7] A. Agarwal, Y. B. Kim, and S. Sonkusale, "Low power current mode ADC for CMOS sensor IC," in *Proc. IEEE Int. Symp. Circuits Syst.* (ISCAS), 2005, pp. 584–587.
- [8] K. Virtanen, M. Pankaala, M. Laiho, and A. Paasio, "Implementation of an asynchronous current-mode ADC with adaptive quantization," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2006, pp. 1519–1522.
- [9] M.-D. Ker, S.-L. Chen, and C.-S. Tsai, "Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes," *IEEE J. Solid-State Circuits*, vol. 41, no. 5, pp. 1100–1107, May 2006.
- [10] D. Lee, K. Cho, D. Kim, and G. Han, "Low-noise in-pixel comparing active pixel sensor using column-level single-slope ADC," *IEEE Trans. Electron Devices*, vol. 55, pp. 3383–3388, Dec. 2008.
- [11] K. Cho, D. Lee, J. Lee, and G. Han, "Sub-1-V CMOS image sensor using time-based readout circuit," *IEEE Trans. Electron Devices*, vol. 57, no. 1, pp. 222–227, Jan. 2010.
- [12] K.-B. Cho, A. I. Krymski, and E. R. Fossum, "A 1.5-V 550-uW 176 × 144 autonomous CMOS active pixel image sensor," *IEEE Trans. Electron Devices*, vol. 50, no. 1, pp. 96–105, Dec. 2003.
- [13] S. Kleinfelder, S. Lim, X. Liu, and A. El Gamal, "A 10000 frames/s CMOS digital pixel sensor," *IEEE J. Solid-State Circuits*, vol. 36, no. 12, pp. 2049–2059, Dec. 2001.
- [14] D. Kim, Y. Chae, J. Cho, and G. Han, "A dual-capture wide dynamic range CMOS image sensor using floating-diffusion capacitor," *IEEE Trans. Electron Devices*, vol. 55, no. 10, pp. 2590–2594, Oct. 2008.



Fang Tang (S'07) received the B.S. degree from Beijing Jiaotong University, Beijing, China, in 2006, and the M.Sc. and M.Phil. degrees from the Hong Kong University of Science and Technology, Kowloon, in 2008 and 2009, respectively. Currently, he is working towards the Ph.D. degree in electronic engineering at the Hong Kong University of Science and Technology.

His research interests include mixed-signal circuit design for low-power and high-speed CMOS image sensor.



Amine Bermak (M'99–SM'04) received the M.Eng. and Ph.D. degrees in electronic engineering from Paul Sabatier University, Toulouse, France, in 1994 and 1998, respectively. During his Ph.D., he was part of the Microsystems and Microstructures Research Group at the French National Research Center LAAS-CNRS, where he developed a 3D VLSI chip for artificial neural network classification and detection applications.

He then joined the Advanced Computer Architecture Research Group at York University, York, U.K.,

where he was working as a Postdoc on VLSI implementation of CMM neural network for vision applications in a project funded by British Aerospace. In 1998, he joined Edith Cowan University, Perth, Australia, first as a Research Fellow working on smart vision sensors, then as a Lecturer and a Senior Lecturer in the School of Engineering and Mathematics. He is currently an Associate Professor with the Electronic and Computer Engineering Department, Hong Kong University of Science and Technology (HKUST), where he is also serving as the Director of Computer Engineering and the Director of M.Sc. degree in Integrated Circuit Design (ICDE). His research interests are related to VLSI circuits and systems for signal, image processing, sensors and microsystems applications. He has published extensively on the above topics in various journals, book chapters, and refereed international conferences.

Dr. Bermak has received many distinguished awards, including the 2004 IEEE Chester Sall Award, HKUST Engineering School Teaching Excellence Award in 2004 and 2009, and the Best Paper Award at the 2005 International Workshop on System-On-Chip for Real-Time Applications. He is a member of technical program committees of a number of international conferences including the IEEE Custom Integrated Circuit Conference (CICC'2006), (CICC'2007), the IEEE Consumer Electronics Conference (CEC'2007), and the Design Automation and Test in Europe (DATE2007), (DATE2008). He is the General Co-Chair of the IEEE International Symposium on Electronic Design Test and Applications, Hong Kong, 2008, and the General Co-Chair of the IEEE Conference on Biomedical Circuits and Systems, Beijing, 2009. He is also on the Editorial Board of the IEEE TRANSACTIONS ON VLSI SYSTEMS, the IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, and the SENSORS JOURNAL. He is a member of IEEE CAS Committee on Sensory Systems.