

智能计算芯片导论期末课程设计报告——基于 RISC-V 向量扩展指令集的 VPU 设计

2025 年 6 月 17 日

22307130445 贾梓越

1 设计目标

2 设计架构

3 设计实现

4 测试结果

测试输入为三个 8*8 的矩阵，一个存储在向量缓存中，两个存储在标量缓存中，计算矩阵的乘加运算，测试数据为随机生成，如下：

$$Matrix_1 = \begin{bmatrix} -69 & 95 & 73 & -55 & 17 & 32 & -16 & 24 \\ 100 & -93 & 56 & 41 & 47 & 83 & -69 & 4 \\ 77 & -83 & -26 & -78 & -14 & -27 & 75 & 1 \\ -54 & 62 & 88 & 13 & -18 & 39 & 0 & 97 \\ -12 & 85 & 58 & -80 & 44 & 53 & -99 & 66 \\ -37 & 7 & 99 & 25 & -61 & 18 & 55 & -92 \\ -70 & 49 & -34 & 81 & 60 & -47 & 28 & -85 \\ -2 & 100 & -59 & 36 & -77 & 72 & 11 & -63 \end{bmatrix} \quad (1)$$

$$Matrix_2 = \begin{bmatrix} -88 & 14 & 67 & -99 & 53 & 80 & -41 & 22 \\ -7 & 91 & -62 & 38 & 100 & -56 & 19 & -84 \\ -35 & 60 & 27 & -90 & 45 & 8 & -30 & 73 \\ 59 & -13 & 92 & -75 & 31 & -68 & 85 & -24 \\ -96 & 70 & 2 & 99 & -50 & 63 & -17 & 44 \\ 81 & -28 & 54 & -61 & 12 & 97 & -79 & 6 \\ -58 & 35 & 100 & -87 & 29 & -32 & 76 & -9 \\ 40 & -95 & 21 & 65 & -73 & 58 & -12 & 90 \end{bmatrix} \quad (2)$$

$$Matrix_3 = \begin{bmatrix} 81 & -44 & 56 & -90 & 13 & 67 & -38 & 72 \\ -99 & 35 & -73 & 40 & 86 & -65 & 17 & 33 \\ 27 & -88 & 62 & -41 & 19 & 77 & -56 & 84 \\ -13 & 95 & -22 & 59 & -80 & 36 & 48 & -71 \\ 61 & -24 & 79 & -92 & 55 & 12 & -38 & 70 \\ -47 & 81 & -66 & 28 & -35 & 99 & -21 & 10 \\ 53 & -60 & 44 & -85 & 72 & -18 & 25 & -97 \\ -31 & 67 & -49 & 90 & -76 & 38 & 63 & -29 \end{bmatrix} \quad (3)$$

理论结果为

$$\begin{bmatrix} 2536 & 10184 & -12880 & 10589 & 4754 & -370 & -6590 & 467 \\ -1416 & -6030 & 15437 & -15656 & -3770 & 24255 & -16693 & 16696 \\ -15013 & -4803 & 8524 & -8827 & -5310 & 10138 & -2581 & 7361 \\ 10759 & -1475 & 195 & 1010 & 1908 & 339 & -2034 & 7817 \\ 2223 & 3924 & -17353 & 19132 & -1204 & 15105 & -19722 & 7905 \\ 1614 & 11706 & 6412 & -24730 & 15511 & -13354 & 5683 & -6116 \\ -2752 & 14897 & -2553 & 6538 & 5696 & -20747 & 17572 & -15723 \\ 13700 & 4095 & -1153 & -10369 & 17911 & -10515 & 4088 & -22369 \end{bmatrix} \quad (4)$$

测试用的汇编代码如下：

```

1 // line1
2 MOV R1, 0x0 // R1 = 0x0
3 VLOAD VR2, R0, 0x8 // VR2 = Matrix_3[0][:]
4 VMAC VR3, R2, VR2, 1 // VR3 = VR2
5
6 LOAD R2, R1, 0x0 // R2 = Matrix_1[0][0]
7 VLOAD VR2, R0, 0x0 // VR2 = Matrix_2[0][:]
8 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
9
10 LOAD R2, R1, 0x1 // R2 = Matrix_1[0][1]
11 VLOAD VR2, R0, 0x1 // VR2 = Matrix_2[1][:]
12 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
13
14 LOAD R2, R1, 0x2 // R2 = Matrix_1[0][2]
15 VLOAD VR2, R0, 0x2 // VR2 = Matrix_2[2][:]
16 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
17
18 LOAD R2, R1, 0x3 // R2 = Matrix_1[0][3]
19 VLOAD VR2, R0, 0x3 // VR2 = Matrix_2[3][:]
20 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
21
22 LOAD R2, R1, 0x4 // R2 = Matrix_1[0][4]
23 VLOAD VR2, R0, 0x4 // VR2 = Matrix_2[4][:]

```

```

24 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
25
26 LOAD R2, R1, 0x5 // R2 = Matrix_1[0][5]
27 VLOAD VR2, R0, 0x5 // VR2 = Matrix_2[5][:]
28 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
29
30 LOAD R2, R1, 0x6 // R2 = Matrix_1[0][6]
31 VLOAD VR2, R0, 0x6 // VR2 = Matrix_2[6][:]
32 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
33
34 LOAD R2, R1, 0x7 // R2 = Matrix_1[0][7]
35 VLOAD VR2, R0, 0x7 // VR2 = Matrix_2[7][:]
36 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
37
38 MOV R3, 0x10 // R3 = 0x10(after matrix3)
39 VSTORE R3, VR2 // store VR2 to VectorDCM[16]
40
41 // line2
42 MOV R1, 0x8 // R1 = 0x8
43 VLOAD VR2, R0, 0x9 // VR2 = Matrix_3[1][:]
44 VMAC VR3, R2, VR2, 1 // VR3 = VR2
45
46 LOAD R2, R1, 0x0 // R2 = Matrix_1[1][0]
47 VLOAD VR2, R0, 0x0 // VR2 = Matrix_2[0][:]
48 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
49
50 LOAD R2, R1, 0x1 // R2 = Matrix_1[1][1]
51 VLOAD VR2, R0, 0x1 // VR2 = Matrix_2[1][:]
52 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
53
54 LOAD R2, R1, 0x2 // R2 = Matrix_1[1][2]
55 VLOAD VR2, R0, 0x2 // VR2 = Matrix_2[2][:]
56 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
57
58 LOAD R2, R1, 0x3 // R2 = Matrix_1[1][3]
59 VLOAD VR2, R0, 0x3 // VR2 = Matrix_2[3][:]
60 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
61
62 LOAD R2, R1, 0x4 // R2 = Matrix_1[1][4]
63 VLOAD VR2, R0, 0x4 // VR2 = Matrix_2[4][:]
64 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
65
66 LOAD R2, R1, 0x5 // R2 = Matrix_1[1][5]
67 VLOAD VR2, R0, 0x5 // VR2 = Matrix_2[5][:]
68 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3

```

```

69
70     LOAD     R2,  R1,  0x6      // R2 = Matrix_1[1][6]
71     VLOAD    VR2, R0,  0x6      // VR2 = Matrix_2[6][:]
72     VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
73
74     LOAD     R2,  R1,  0x7      // R2 = Matrix_1[1][7]
75     VLOAD    VR2, R0,  0x7      // VR2 = Matrix_2[7][:]
76     VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
77
78     MOV      R3,      0x11      // R3 = 0x11(after matrix3)
79     VSTORE   R3,  VR2          // store VR2 to VectorDCM[17]
80
81     ...
82
83     // line8
84     MOV      R1,      0x38      // R1 = 0x38
85     VLOAD    VR2,  R0,  0xf      // VR2 = Matrix_3[7][:]
86     VMAC     VR3,  R2,  VR2, 1    // VR3 = VR2
87
88     LOAD     R2,  R1,  0x0      // R2 = Matrix_1[7][0]
89     VLOAD    VR2, R0,  0x0      // VR2 = Matrix_2[0][:]
90     VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
91
92     LOAD     R2,  R1,  0x1      // R2 = Matrix_1[7][1]
93     VLOAD    VR2, R0,  0x1      // VR2 = Matrix_2[1][:]
94     VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
95
96     LOAD     R2,  R1,  0x2      // R2 = Matrix_1[7][2]
97     VLOAD    VR2, R0,  0x2      // VR2 = Matrix_2[2][:]
98     VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
99
100    LOAD     R2,  R1,  0x3      // R2 = Matrix_1[7][3]
101    VLOAD    VR2, R0,  0x3      // VR2 = Matrix_2[3][:]
102    VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
103
104    LOAD     R2,  R1,  0x4      // R2 = Matrix_1[7][4]
105    VLOAD    VR2, R0,  0x4      // VR2 = Matrix_2[4][:]
106    VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
107
108    LOAD     R2,  R1,  0x5      // R2 = Matrix_1[7][5]
109    VLOAD    VR2, R0,  0x5      // VR2 = Matrix_2[5][:]
110    VMAC     VR3, R2,  VR2, 0    // VR3 = R2 * VR2 + VR3
111
112    LOAD     R2,  R1,  0x6      // R2 = Matrix_1[7][6]
113    VLOAD    VR2, R0,  0x6      // VR2 = Matrix_2[6][:]

```

```

114 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
115
116 LOAD R2, R1, 0x7 // R2 = Matrix_1[7][7]
117 VLOAD VR2, R0, 0x7 // VR2 = Matrix_2[7][:]
118 VMAC VR3, R2, VR2, 0 // VR3 = R2 * VR2 + VR3
119
120 MOV R3, 0x17 // R3 = 0x17(after matrix3)
121 VSTORE R3, VR2 // store VR2 to VectorDCM[23]

```

计算的结果存放在 VectorDCM 中，程序运行结束后将计算结果读出并在 tcl 窗口中打印，结果如下：

```

run all
Read VDCM Data: 000009e8000027c8fffffdb00000295d00001292fffffe8effffe642000001d3
Read VDCM Data: fffffa78ffffe87200003c4dffffc2d8fffff14600005ebfffffbecb00004138
Read VDCM Data: ffffc55bfffffed3d0000214cffffdd85fffffeb420000279afffff5eb00001cc1
Read VDCM Data: 00002a07fffffa3d000000c3000003f20000077400000153fffff80e00001e89
Read VDCM Data: 000008af00000f54ffffbc3700004abcfffffb4c00003b01ffffb2f600001ee1
Read VDCM Data: 0000064e00002dba0000190cffff9f6600003c97ffffcbdb600001633ffffe81c
Read VDCM Data: fffff54000003a31fffff6070000198a00001640ffffaef5000044a4ffffc295
Read VDCM Data: 0000358400000ffffffffffb7fffffd77f000045f7ffffd6ed00000ff8fffffa89f
$finish called at time : 5660 ns : File "D:/Vivado Workplace/RISCV_vector_processor

```

图 1: m32n8k16 矩阵乘法任务分配示意图

对应的十进制数与理想结果相同，表明处理器可以正常工作。