




**I- B. Tech- Even Sem: In Semester Exam-1**



Academic Year:2024-2025




**23EC1202 – DIGITAL DESIGN & COMPUTER ARCHITECTURE**

Scheme of Evaluation - Set No: 1

1.A	<p><b>Simplify the expression <math>F = AB + A(B+C) + B(B+C)</math> using Boolean identities.</b></p> $Y = AB + A(B + C) + B(B + C)$ $= AB + AB + AC + BB + BC \quad \text{distributive law}$ $= AB + AB + AC + B + BC \quad \text{idempotency theorem}$ $= AB + AC + B + BC \quad B + BC = B$ $= AB + AC + B \quad AB + B = B$ $= B + AC$	2M	CO1																																				
1.B	<p><b>Develop a truth table for the function <math>F = \sum m(1,4,6,7)</math>.</b></p> <table border="1"> <thead> <tr> <th>A</th><th>B</th><th>C</th><th><math>F = \sum m(1,4,6,7)</math></th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	A	B	C	$F = \sum m(1,4,6,7)$	0	0	0	0	0	0	1	1	0	1	0	0	0	1	1	0	1	0	0	1	1	0	1	0	1	1	0	1	1	1	1	1	2M	CO1
A	B	C	$F = \sum m(1,4,6,7)$																																				
0	0	0	0																																				
0	0	1	1																																				
0	1	0	0																																				
0	1	1	0																																				
1	0	0	1																																				
1	0	1	0																																				
1	1	0	1																																				
1	1	1	1																																				
1.C	<p><b>Discuss the role of macrocells in CPLD architecture.</b></p> <p>In a CPLD (Complex Programmable Logic Device) architecture, macrocells serve as the fundamental building blocks, essentially acting as programmable logic units that can perform both combinational and sequential logic functions by combining various logic gates like AND and OR within a single cell, allowing designers to implement complex logic circuits by connecting and configuring these macrocells together.</p>	2M	CO1																																				
1.D	<p><b>Describe the need of clocking in flip-flops.</b></p> <p>A clock pulse activates the sequential circuit and then it changes its state based on the input and previous output. Triggering ensures precise timing and synchronization of state changes, which is crucial for reliable circuit operation.</p> 	2M	CO2																																				


1.E	<p><b>Draw the block diagram of a sequential circuit.</b></p> 	2M	CO2								
1.F	<p><b>Analyze the differences between synchronous and asynchronous counters.</b></p> <table><thead><tr><th>Synchronous sequential circuits</th><th>Asynchronous sequential circuits</th></tr></thead><tbody><tr><td>Change their state only at specific intervals, dictated by a clock signal.</td><td>Do not rely on a clock signal for their operation, they change states immediately in response to changes in input.</td></tr><tr><td>Memory elements are clocked flip-flops</td><td>Memory elements are un-clocked flip-flops or time delay elements.</td></tr><tr><td>Easier to design and Clock-Dependent Delay</td><td>More difficult to design &amp; responds immediately to changes in input</td></tr></tbody></table>	Synchronous sequential circuits	Asynchronous sequential circuits	Change their state only at specific intervals, dictated by a clock signal.	Do not rely on a clock signal for their operation, they change states immediately in response to changes in input.	Memory elements are clocked flip-flops	Memory elements are un-clocked flip-flops or time delay elements.	Easier to design and Clock-Dependent Delay	More difficult to design & responds immediately to changes in input	2M	CO2
Synchronous sequential circuits	Asynchronous sequential circuits										
Change their state only at specific intervals, dictated by a clock signal.	Do not rely on a clock signal for their operation, they change states immediately in response to changes in input.										
Memory elements are clocked flip-flops	Memory elements are un-clocked flip-flops or time delay elements.										
Easier to design and Clock-Dependent Delay	More difficult to design & responds immediately to changes in input										
2.A	<p><b>Represent the given expression in canonical POS form <math>Y = (A + B)(B + C)(A + C)</math>.</b></p> $\begin{aligned} Y &= (A+B)(B+C)(A+C) \\ &= (A+B+(C \cdot \bar{C}))(B+C+(A \cdot \bar{A})) (A+(B \cdot \bar{B})+C) \\ &= (A+B+C)(A+B+\bar{C})(A+B+C)(\bar{A}+B+C)(A+B+C)(A+\bar{B}+C) \\ &= (A+B+C)(A+B+\bar{C})(\bar{A}+B+C)(A+\bar{B}+C) \end{aligned}$	4M	CO1								
2.B	<p><b>Design the following Boolean functions using PROM. i) <math>A(X,Y,Z) = \sum m(2,5,6)</math> ii) <math>B(X,Y,Z) = \sum m(0,2,4,7)</math></b></p> 	4M	CO1								

2.C	<p><b>Illustrate the differences between Latch and Flip-Flops.</b></p> <table><tr><th>Latches</th><th>Flip-flops</th></tr><tr><td>Continuously checks its inputs and changes output accordingly.</td><td>Continuously checks its inputs and changes output at times determined by the clock signal.</td></tr><tr><td>Level Triggered</td><td>Edge Triggered</td></tr><tr><td>Requires Enable signal to function</td><td>Requires clock to function</td></tr><tr><td>Made up of Logic gate blocks</td><td>Made up of Latches and Logic gates</td></tr></table>	Latches	Flip-flops	Continuously checks its inputs and changes output accordingly.	Continuously checks its inputs and changes output at times determined by the clock signal.	Level Triggered	Edge Triggered	Requires Enable signal to function	Requires clock to function	Made up of Logic gate blocks	Made up of Latches and Logic gates	4M	CO2																																			
Latches	Flip-flops																																															
Continuously checks its inputs and changes output accordingly.	Continuously checks its inputs and changes output at times determined by the clock signal.																																															
Level Triggered	Edge Triggered																																															
Requires Enable signal to function	Requires clock to function																																															
Made up of Logic gate blocks	Made up of Latches and Logic gates																																															
2.D	<p><b>Construct a memory decoding unit, using a 2:4 decoder.</b></p> 	4M	CO2																																													
3.A	<p><b>Design a Full Adder circuit utilizing an appropriate decoder and OR gates.</b></p> <p><b>Truth table (or) expressions: 2M, Diagram: 3M</b></p> <table><tr><th>A</th><th>B</th><th>C</th><th>SUM</th><th>CARRY</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table> <p>Sum = <math>\sum m(1, 2, 4, 7)</math> Carry = <math>\sum m(3, 5, 6, 7)</math></p> 	A	B	C	SUM	CARRY	0	0	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	1	0	1	1	0	0	1	0	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1	5M	CO1
A	B	C	SUM	CARRY																																												
0	0	0	0	0																																												
0	0	1	1	0																																												
0	1	0	1	0																																												
0	1	1	0	1																																												
1	0	0	1	0																																												
1	0	1	0	1																																												
1	1	0	0	1																																												
1	1	1	1	1																																												

3.B	<p>Optimize the equation <math>F(A, B, C) = AB'C + A'B'C + A'BC + A'B'C' + AB'C'</math> using K-Maps and realize the resultant expression using logic gates.</p>  <p>The K-Map for <math>F(A, B, C)</math> is shown with prime implicants <math>\overline{B}</math> and <math>\overline{A}C</math> circled. The resulting simplified expression is <math>F = \overline{B} + \overline{A}C</math>.</p>  <p>The logic circuit implements <math>F = \overline{B} + \overline{A}C</math> using an AND gate for <math>\overline{A}C</math>, an OR gate for <math>\overline{B}</math>, and an OR gate for the final sum.</p>	6M	CO1
4.A	<p>Illustrate the flexibility and programmability enabled by configuring Look-Up Tables (LUTs) in FPGAs.</p> <p><b>Diagrams: 3M, Explanation: 2M.</b></p>  <p>The diagram illustrates the internal structure of an FPGA Logic Block (CLB). It shows a Look-Up Table (LUT) receiving inputs A, B, C, and D. The LUT output is connected to a Multiplexer (MUX). A D-Flip Flop is also present, with Reset (Rst) and Clock (Clk) inputs. The MUX output is connected to the D-Flip Flop's D input and also serves as the final output (O/P).</p> <p>The right side of the diagram shows a 4-to-1 MUX implementation. The inputs are <math>x_1</math> and <math>x_2</math>. The MUX has four data inputs with values 1, 0, 0, and 1. The output is labeled <math>f</math>.</p>	5M	CO1

4.B Design the following Boolean functions using PAL. A (X,Y,Z) = Sum of Even Numbers (include Zero also) and B (X,Y,Z) = Sum of Odd Numbers.


6M CO1




5.A Develop the SR flip-flop characteristics table and excitation table.

5M CO2

Logic Symbol:



SR Flip-flop using NAND Gates:



Truth Table:

S	R	Q (t+1)
0	0	Q (t)
0	1	0
1	0	1
1	1	Invalid

Characteristic Table:

S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Invalid
1	1	1	Invalid

Excitation Table:

Q(t)	Q(t+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Characteristic Equation:



$$Q(t+1) = S + \bar{R}Q(t)$$

5.B

A 4-bit register is initially filled with the data "1101". The register is shifted six times to the right with the serial input being 101101. What is the content of the register after each shift?

6M

CO2



After 6<sup>th</sup> shift Data is 1011

6.A


Design a MOD-8 ripple counter using JK Flip-flops and describe its functionality.

5M

CO2

Diagram: 2M, Truth table: 1M, Timing diagram: 2M.

$Q_2$	$Q_1$	$Q_0$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1




6.B

Design 4-bit Johnson counter using D-flip-flops and describe it's working.

Diagram: 2M, Truth table: 2M, Explanation: 2M.

6M

CO2



CP	Q1	Q2	Q3	Q4
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0