


Simplify the expression  $F = A B D + A B'$  using Boolean identities.

$$\begin{aligned} F &= A B D + A B' \\ &= A (BD + B') \\ &= A (B' + B)(B' + D) \\ &= A (B' + D) \end{aligned}$$

Represent the given expression in canonical POS form  $Y = (A + B)(B + C)(A + C)$

$$\begin{aligned} Y &= (A + B)(B + C)(A + C) \\ &= (A + B + CC')(B + C + AA')(A + C + BB') \\ &= (A + B + C)(A + B + C')(A + B + C)(A' + B + C)(A + B + C)(A + B' + C) \\ &= M_0.M_1.M_0.M_4.M_0.M_2 \\ &= \Pi M(0, 1, 2, 4) \end{aligned}$$

Draw the architecture of a Complex Programmable Logic Device (CPLD) and its key components.



Reduce  $A (A + B)$  to the least number of terms.

$$= A (A + B) = AA + AB = A + AB = A (1 + B) = A$$

Represent the given expression in canonical SOP form  $Y = AC + AB + BC$ .

$$\begin{aligned} &= AC(B + B') + AB(C + C') + BC(A + A') \quad [\text{Since, } C + C' = 1] \\ &= ABC + AB'C + ABC + ABC' + ABC + A'BC \\ &= m_7 + m_5 + m_7 + m_6 + m_7 + m_3 \\ &= \sum m(3, 5, 6, 7) \end{aligned}$$

Discuss the role of macro cells in CPLD architecture.

- The main building block of the CPLD is a macro cell. Macro cells are defined as functional blocks responsible for performing sequential or combinational logic.
- The macro cell consists of AND/OR array, Flip-flop, Multiplexer, XOR gate.


Apply De Morgan's theorems to simplify the expression:  $F = [(A+B)(C+D)]'$

$$\begin{aligned} F &= [(A+B)(C+D)]' \\ &= (A+B)' + (C+D)' \\ &= A'.B' + C'.D' \end{aligned}$$

Develop a truth table that represents the Boolean equation.  $F = A'B'C + AB'C' + ABC' + ABC = \sum m(1, 4, 6, 7)$ .

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Sketch a basic block diagram for a Programmable Array Logic (PAL) device.



Describe the concept of clocking in a flip-flop.

Clocking the flip-flop either to change or to retain its output signal based upon the values of the input signals at the transition.

Discuss the applications of shift registers in real- world scenarios.

- Temporary data storage
- Data transfer
- Data manipulation
- As counters


Illustrate the purpose of a clear and reset pin on a shift register.

- The clear pin sets all bits in the shift register to a known state, often all zeros.
- The reset pin restores the shift register to its initial condition, clearing any stored data and preparing it for new input.


Outline the drawback of a JK flip-flop.

A race-around condition in a JK flip-flop occurs when both J and K inputs are set to 1 simultaneously, causing the flip-flop to oscillate rapidly between its states, leading to unpredictable behavior and potential damage to the circuit.

Draw the block diagram of a sequential circuit highlighting the feedback.



Describe the operation of a serial-in/serial-out shift register.




A serial-in/serial-out shift register is a type of shift register that allows data to be inputted serially (one bit at a time) and shifted out serially whenever a clock signal is applied.

Compare and contrast a Latch and Flipflop in controlling the logic of the system.

Latches	Flip-flops
Continuously checks its inputs and changes output accordingly.	Continuously checks its inputs and changes output at times determined by the clock signal.
Level Triggered	Edge Triggered
Requires Enable signal to function	Requires clock to function
Made up of Logic gate blocks	Made up of Latches and Logic gates


Illustrate the modelling diagram of a register using flip-flops.



List the different types of shift registers.


1. Serial In Serial Out (SISO)
2. Serial In Parallel Out (SIPO)
3. Parallel In Serial Out (PISO)
4. Parallel In Parallel Out (PIPO)

Describe the full subtractor using a block diagram, list its truth table and output equations.



Design a circuit diagram for a 8-to-3 line encoder. Include input and output labels in your diagram.


a) Block Diagram




b) Truth Table

$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1


c) Circuit Diagram



Provide a thorough description of the architecture of a 1:4 de-multiplexer, including its input lines, control lines, and output.



Compare and contrast PROM, PAL & PLA using schematic diagrams.



- The PROM (Programmable Read Only Memory) has a fixed AND array (constructed as a decoder) and programmable connections for the output OR gates array. The PROM implements Boolean functions in sum-of-min terms form.
- The PAL (Programmable Array Logic) device has a programmable AND array and fixed connections for the OR array.
- The PLA (Programmable Logic Array) has programmable connections for both AND and OR arrays. So it is the most flexible type of PLD.

Describe the full adder using a block diagram, list its truth table and output equations.


**Block Diagram:**

**Truth Table:**

**Circuit Diagram:**



A	B	C	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



**Output Expressions:**  $SUM = \sum m(1,2,4,7) = A'.B'.C + A'.B.C' + A.B'.C + A.B.C$


$CARRY = \sum m(3,5,6,7) = A'.B.C + A.B'.C + A.B.C' + A.B.C$

Design a circuit diagram for a 3-to-8 line decoder. Include input and output labels in your diagram.


**Block Diagram**

**Truth Table**

**Logic Diagram**



X	Y	Z	F7	F6	F5	F4	F3	F2	F1	F0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	1	0	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0





Differentiate the design aspects of combinational circuits compared to sequential circuits.

Feature	Combinational Circuits	Sequential Circuits
Dependency on Inputs	Output depends only on current inputs.	Output depends on both current inputs and past states.
Memory Elements	No memory elements.	Contains memory elements (e.g., flip-flops).
Output Determination	Determined instantly based on current inputs.	Determined by both current inputs and past states.
Feedback	No feedback from output to input.	May have feedback from output to input, allowing the circuit to store information.
Timing	No clock signal required.	Synchronized by a clock signal, operates in discrete clock cycles.
Examples	Logic gates, adders, multiplexers.	Flip-flops, registers, counters.
Speed	Typically faster as there is no reliance on clock cycles.	Speed can be limited by clock frequency and cycle time.

Illustrate the difference between a latch and a flip- flop.

Latches	Flip-flops
Continuously checks its inputs and changes output accordingly.	Continuously checks its inputs and changes output at times determined by the clock signal.
Level Triggered	Edge Triggered
Requires Enable signal to function	Requires clock to function
Made up of Logic gate blocks	Made up of Latches and Logic gates

Create the logic diagram for an SR latch and provide its truth table.

**Logic diagram:**

**Truth Table:**

S	R	Q
0	0	$Q=Q'=1$
0	1	1
1	0	0
1	1	$Q_0$


**Invalid**

**Set**


**Reset**

**No change**

Describe the different types of shifting operations that can be performed using shift registers.




Identify and categorize the various types of triggering mechanisms utilized in digital circuits.



Compare and contrast the design considerations for synchronous and asynchronous sequential circuits.

Synchronous sequential circuits	Asynchronous sequential circuits
Change their state only at specific intervals, dictated by a clock signal.	Do not rely on a clock signal for their operation, they change states immediately in response to changes in input.
Memory elements are clocked flip-flops	Memory elements are unclocked flip-flops or time delay elements.
Easier to design and Clock-Dependent Delay	More difficult to design & responds immediately to changes in input

Design a 4-bit Ring Counter using D-flipflops and describe it's working.



ORI	Clk	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
low	X	1	0	0	0
high	high	0	1	0	0
high	high	0	0	1	0
high	high	0	0	0	1
high	high	1	0	0	0

### 3-Variable K-Map

Given,  $F(A,B,C) = \overline{A}BC + \overline{A}\overline{B}C + \overline{A}BC + \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C}$

$$= \overline{A}BC + \overline{A}\overline{B}C + \overline{A}BC + \overline{A}\overline{B}\overline{C} + A\overline{B}\overline{C}$$


101	001	011	000	100
5	1	3	0	4

$F = \sum_m(0,1,3,4,5)$

K-Map

		BC				
		$\overline{B}\overline{C}$ 00	$\overline{B}C$ 01	$B\overline{C}$ 11	$BC$ 10	
A	0	1	1	1	3	2
	1	1	1	5	7	6

$F = \overline{A}C + \overline{B}$



**Design a BCD Ripple counter using JK flip-flops.**

Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1

### Timing diagram – Ring Counter


The timing diagram illustrates the operation of a 4-bit ring counter. The signals shown are Clock, OR, and the four data outputs Q<sub>0</sub>, Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub>. The counter cycles through five states, labeled 1 through 5. The OR signal is the logical OR of all four data outputs.

Signal	1	2	3	4	5
Clock	↑	↑	↑	↑	↑
OR	1	1	1	1	1
Q <sub>0</sub>	0	1	0	0	1
Q <sub>1</sub>	0	0	1	0	0
Q <sub>2</sub>	0	0	1	1	0
Q <sub>3</sub>	1	0	0	1	0

This timing diagram shows the same clock signal and the four data outputs Q<sub>0</sub>, Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> for the 4-bit ring counter. The signals are shown as digital waveforms over five clock cycles, with vertical dashed lines indicating the clock edges.


Signal	1	2	3	4	5
Clock	↑	↑	↑	↑	↑
Q <sub>0</sub>	0	1	0	0	1
Q <sub>1</sub>	0	0	1	0	0
Q <sub>2</sub>	0	0	1	1	0
Q <sub>3</sub>	1	0	0	1	0

Design a 8:1 multiplexer using two 4:1 mux and one 2:1 mux.




Design the following Boolean functions using PROM.

i)  $A(X,Y,Z) = \sum m(2,5,6)$     ii)  $B(X,Y,Z) = \sum m(0,2,4,7)$




Design the following Boolean functions using PAL.  $A(X,Y,Z)$  = Sum of Even Numbers (include Zero also) and  $B(X,Y,Z)$  = Sum of Odd Numbers.







Optimize the given function using K-map  $F(W, X, Y, Z) = \sum m(1, 3, 4, 5, 6, 7, 11, 14, 15)$  and implement using logic gates.



Design a Full Adder circuit utilizing an appropriate decoder and OR gates.




Illustrate the internal structure of Macro cell in CPLD using D Flip-flop and give the insights.




Design the circuit with a PLA having three inputs and two outputs.

i)  $F_1(A, B, C) = \sum m(3, 5, 6, 7)$

ii)  $F_2(A, B, C) = \sum(0, 2, 4, 7)$




Optimize the four variable function  $F(A, B, C, D) = \sum m(0, 1, 4, 5, 6, 10, 13) + d(2, 3)$  using K-Maps.



Design the function  $F(A, B, C) = \sum m(1, 4, 5, 7)$  using 4X1 MUX considering A as Input line and B, C as selection lines.

Implementation table


	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$BC$
$\bar{A}$	0	①	2	3
$A$	④	⑤	6	⑦
	$A$	1	0	$A$



Design the following Boolean functions using PROM.

i)  $A(X,Y,Z) = \sum m(5,6,7)$

ii)  $B(X,Y,Z) = \sum m(3,5,6,7)$




Design a Configurable Logic Block (CLB) for the given Boolean function  $Y(A,B) = \sum m(0,1,2)$ .

### FPGA: CLB

A	B	$\sum m$	Y
0	0	0	1
0	1	1	1
1	0	2	1
1	1	3	0

NAND Gate



A	B	CLK	NR	R	SEL	Y
0	0	0	1	Z	0	1
0	1	0	1	Z	0	1
1	0	0	1	Z	0	1
1	1	0	0	Z	0	0
1	0	0	1	Z	1	Z

A	B	CLK	NR	R	SEL	Y
0	0	1	1	1	1	1
0	1	1	1	1	1	1
1	0	1	1	1	1	1
1	1	1	0	0	1	0
1	0	0	1	Z	0	1

Develop the T flip-flop, D flip-flop characteristics table and excitation table.

### D Flip-flop

Characteristic Table:

D	Q(t)	Q(t+1)
0	0	0
0	1	0
1	0	1
1	1	1

Characteristic Equation:  
 $Q(t+1) = D$

Excitation Table:

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

### T Flip-flop

Characteristic Table:


T	Q(t)	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0

Characteristic Equation:  
 $Q(t+1) = T \oplus Q$


Excitation Table:

Q(t)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0


Construct a 4-bit shift register that detects a specific bit pattern of "1010" in a serial input stream. Initially it starts with "0110".




Describe the working principle of an SR Flip-Flop using a truth table and logic diagram.



Design a 4-bit parallel-to-serial data converter using a PISO shift register.



$S/L' = 0$ , Loading Operations,  
 $S/L' = 1$ , Shifting Operations.





Develop the JK flip-flop characteristics table and excitation table.

Characteristic Table:

J	K	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


Excitation Table:

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Characteristic Equation:


$$Q(t+1) = JQ' + K'Q$$

Design a 4-bit shift register setup that converts parallel input into serial output, specifically outputting the binary data pattern "1000".



S/L' = 0, Loading Operations,  
S/L' = 1, Shifting Operations.

Example:



Describe the working principle of T Flip-Flop, D Flip-Flop using a truth table and logic diagram.

D Flip-flop

Block diagram:

Logic diagram:

Truth Table:

D	Q(t+1)
0	0
1	1

D flip-flop is known as Data or Delay Flip-flop, used in registers to store information.

T Flip-flop

Block diagram:




Logic diagram:

Truth Table:


T	Q(t+1)
0	Q(t)
1	Q'(t)

T flip-flop is known as Toggle Flip-flop, used in counters.



Design a 4-bit shift register capable of detecting the specific bit pattern "1001" within a serial input stream. The register should begin with the initial data "0010".



Describe the working principle of an JK Flip-Flop using a truth table and logic diagram.



A 4-bit register is initially filled with the data "1101". The register is shifted six times to the right with the serial input being 101101. What is the content of the register after each shift?



Develop the SR flip-flop characteristics table and excitation table.

Characteristic Table:

S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Invalid
1	1	1	Invalid


Excitation Table:

Q(t)	Q(t+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


Characteristic Equation:

$$Q(t+1) = S + R'Q$$

Construct a 4-bit shift register configuration that outputs the binary data pattern "1011" in parallel format after receiving it serially.



clock	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
initial content	0	0	0	0
At 1 <sup>st</sup> clock pulse	1	0	0	0
At 2 <sup>nd</sup> clock pulse	1	1	0	0
At 3 <sup>rd</sup> clock pulse	0	1	1	0
At 4 <sup>th</sup> clock pulse	1	0	1	1
output	1	0	1	1



Design a MOD-8 ripple counter using JK Flip-flops and describe its functionality.

