Richard Control of the Control of th

#### CEC 16<sup>th</sup> - Past Year Paper Solution 2015-2016 Sem2 CE/CZ1006 - Computer Organisation and Architecture

Solver: Tan Hao Hao

Email Address: tanh0207@e.ntu.edu.sg

1. (a)

(i) R1: 0x7F0

SR: 0x000

(ii) R1: 0xEDD

SR: 0x004

// N flag triggered due to negative value

(iii) R1: 0x9E7

SR: 0x004

// N flag triggered due to negative value

(iv) R1: 0x216

SR: 0x009

// V flag triggered (-ve + -ve = +ve), C flag triggered

(v) R1: 0xC71

SR: 0x005

// N flag triggered (negative value), C flag triggered

(b) Since current value of PC is 0x010, assume that the program starts at address 0x010.

| START MOV R3, #2 | R3: 0x002  |
|------------------|--|
|                  |  |
| MOV R1, #0X103   | R1: 0x103  |
| MOV R2, #2       | R2: 0x002  |
| MOV RO, [PC]     | R0: 0x423  |
| LOOP ADD R2, R3  | 1st loop: R2: 0x004  |
|                  | 2 <sup>nd</sup> loop: R2: 0x005  |
|                  | 3 <sup>rd</sup> loop: R2: 0x005  |
| SUB R3, #1       | 1 <sup>st</sup> loop: R3: 0x001  |
|                  | 2 <sup>nd</sup> loop: R3: 0x000  |
|                  | 3 <sup>rd</sup> loop: R3: 0xFFF  |
| JPL LOOP         | 1st loop: JUMP TO LOOP   |
|                  | 2 <sup>nd</sup> loop: JUMP TO LOOP   |
|                  | 3 <sup>rd</sup> loop: NO JUMP  |
| MOV [0X103], R3  | [0X103]: 0xFFF   |
| FINISH RET       | PC->[SP], so PC: 0x000   |
|                  | SP->SP+1, so SP: 0xFF4   |
|                  | MOV R2, #2  MOV R0, [PC]  LOOP ADD R2, R3  SUB R3, #1  JPL LOOP  MOV [0X103], R3 |

Hence, RO: 0x423

R1: 0x103

R2: 0x005

R3: OxFFF

SR: 0x00F

SP: 0xFF4

PC: 0x000

#### CEC 16<sup>th</sup> - Past Year Paper Solution 2015-2016 Sem2 CE/CZ1006 - Computer Organisation and Architecture

(c) Optimized parts are labelled by italic and underlined font as follow:

```
START MOVS R3, #2

MOV R1, #0X103

MOVS R2, #2

MOV R0, [PC]

LOOP ADD R2, R3

DEC R3

JPL LOOP

MOV [R1], R3

FINISH RET
```

- 2. (a) Pass by value the value of the data (or variable) is passed to the subroutine Pass by reference – the address of the variable is passed to the subroutine VarX is passed by reference because the address 0x100 is passed to the subroutine.
  - (b) 12: INC SP 13: RET

400 S.Z.

A STEEL

(c) In binary, absolute value of a number is its 2's complement if it is negative, otherwise it would be itself. Hence the suggested code:

```
START MOV R1, [SP+5] // Pass parameter by reference into register
MOV R2, [R1] // Pass value into R2
JPL END // if number is positive, exit the subroutine
EOR R2, #0xFFF // else, invert all bits of the number
INC R2 // then increment by 1 to achieve 2's complement
MOV [R1], R2 // store result to the address
POPM 15
END RET
```

(d) A negative odd number has an MSB bit of 1 and a LSB bit of 0. Hence using Boolean algebra notation, isNegativeOdd = MSB && (LSB)', where && represents AND and 'represents NOT.


Hence the suggested code:

```
// store absolute address of VarA to RO
MOV RO, #VarA
                             // store value of VarA to R1
MOV R1, [VarA]
BCSR 1
                             // clear C flag
RAR R1
                             // arithmetic shift which duplicates MSB. LSB passed to C bit
MOV R2, SR
                            // move value of SR into R2
EOR R2, #1
                            // invert the LSB bit of R2
BCSR 1
                             // clear C flag
ROL R1
                             // rotate left, MSB passed to C bit
MOV R3, SR
                             // move value of SR into R2
AND R2, R3
                             // AND both values of R2 and R3
AND R2, #1
                             // clear all bits except LSB bit in case other bits in SR is not 0
MOV [RO], R2
                             // move result to the address of VarA
```

### з. (a)

| Cache Memory                        | SRAM herause it imposes no load on the system  |
|-------------------------------------|--|
|                                     | and the second of the second o |
|                                     | for refreshes and is significantly faster.   |
| System memory to be able to update  | System memory to be able to update NOR flash because it allows random word/byte  |
| and erase every byte individually   | programming.   |
| Main data storage for cloud storage | Magnetic HDD because it is cheap and has large   |
| services                            | memory capacity, which is important for high   |
|                                     | demand of data storage like cloud services.  |

(b) Diagram of the structure of DRAM is as follow:



external circuitry periodically reads each cell and rewrites it, restoring the charge on the away, so without being refreshed the stored data would eventually be lost. To prevent this, charge on a small capacitor on the chip. As time passes, the charges in the memory cells leak In a DRAM chip, each bit of memory data is stored as the presence or absence of an electric capacitor to its original level.

# (c) Two factors are:

## (i) Signal skew:

skew, transfer speed is then limited. bus caused by capacitance and resistance of the physical data line. To reduce signal Signal Skew is due to variation in propagation delay between signals from the same data

### (ii) Crosstalk:


close placement of the data lines in PCB routing or cabling enables the effect of electrical interference called crosstalk. signal in one trace/wire to be coupled over to the other. This creates undesired Crosstalk are undesired coupling of signals from one circuit to another circuit due to the

(d) (i) The ISR is executed before a packet of data is transmitted. Hence for System A, a total baud rate of  $10/5 \times 10^{-4}$  s = 20000 Hz. 10 bits, this means that the system transmits 10 bits in  $5 \times 10^{-4}$  s, which results in a maximum which results in a total time of 10 \* 10 microseconds =  $5 \times 10^{-4}$  s. Since each instruction has of 10 + 40 = 50 instruction cycles are needed to execute ISR with CPU interrupt latency,

By the same method, we can get the maximum baud rate of System B, which is 10/((20+5))(20 microseconds)) = 20000 Hz.

Since both values are greater than 19200, it should be a supportable baud rate

(ii)  $0x21 = 0100001_2$ . Transferring from LSB first. Hence:



- (iii) The maximum baud rate that can be choose will be 115200. This is because as delays are interval between 2 consecutive messages is sufficient for CPU to process, then it doesn't allowed, it allows UART to be idle, hence CPU will not be interrupted. As long as the matter how fast the baud rate is. Hence the maximum rate available is chosen.
- 4. (a)

|                                 | Advantages              | Disadvantages            |
|---------------------------------|-------------------------|--------------------------|
| <b>Magnetic Hard Disk Drive</b> | Almost infinite Erasure | Slower transfer rate     |
|                                 | cycles                  | ,                        |
| Solid State Drive               | Higher Transfer rate    | Finite number of Erasure |
|                                 |                         | cycles                   |

- (b) Effective access time =  $0.9 \times 5ns + 0.1 \times (50ns + 5ns)$ = 10ns
- <u>C</u>
- is used to store the answer, which results in a loss of 12 bit data. (i) Multiplying two 12-bit operands will result in a 24-bit answer, but only one 12-bit register
- (ii) Assume that LO and HI represents the absolute address of the lower order and higher order multiplicand respectively, and R0 and R1 holds the lower order and higher order result respectively. Hence suggested code as follow:

LOOP SKIP BCSR 1 ROR R2 RLC [LO] ADDC R1, [HI] RLC [HI] ADD RO, [LO] JNC SKIP MOV AR, #12 JDAR LOOP

- <u>a</u>
- $\equiv$ In a pipeline program of n instructions, we need n+3 cycles to complete since there are 4 pipeline stages.

results in 36 + 3 = 39 cycles. instructions will be executed once. Hence we have 9 - 3 + 3\*10 = 36 instructions, which In the code, 15, 16, 17 will be executed 10 times as loop counter AR = 10. Other

(ii) Modifications are labelled by italic and underlined font as follow:

| MOV R3, R1 | MOV R2, R0 | INC RO         | ADD R1, [RO] | LOOP JDAR LOOP | :       |
|------------|------------|----------------|--------------|----------------|---------|
| ; 19       | ;;≅        | ; <del>6</del> | ; 15         | ; 17           | ; 11-14 |

(iii) Before modifying, two cycles are wasted to calculate the branch target address and fetch the next instruction. It is shown as follow:

|                  | <br> | ,         |        |              |
|------------------|------|-----------|--------|--------------|
| Next instruction |      | JDAR LOOP | INC RO | ADD R1, [RO] |
|                  |      |           |        | Ŧ            |
|                  |      |           | F      | D            |
|                  |      | F         | D      | m            |
|                  |      | D         | ш      | S            |
|                  |      |           | S      |              |
|                  |      | S         |        |              |
| D                |      |           |        |              |
| Е                |      |           |        |              |

THE CAMPAGE SERVICE OF THE XIAM SERVICE SERVICE SERVICES

Hence, we modify it by swapping 2 independent instructions to the front of the branching statement as follow so no cycles will be wasted.

PROGRAMMA CONTRACTOR

| Next instruction | INC RO | ADD R1, [RO] | JDAR LOOP |
|------------------|--------|--------------|-----------|
|                  |        |              | F         |
|                  |        | п            | D         |
|                  | Ŧ      | D            |           |
|                  | D      | т            | S         |
| D                | н      | S            |           |
| Ε                | S      |              |           |
| S                |        |              |           |

For reporting of errors and errata, please visit pypdiscuss.appspot.com Thank you and all the best for your exams! ©

THE RESIDENCE OF THE PARTY OF T