SolCT1006

CEC 16th - Past Year Paper Solution 2015-2016 Sem1 CE/CZ1006 Computer Organization and Architecture

Solver: Mavric Tan Soon Heng

Email Address: Mavr0001@e.ntu.edu.sg

- 1. (a)(i) MOV RO, [0x201] RO = 0x999 SR = 0x004
 - (ii) MOV R0, [R2+0XFFD]

 R0 = [0x1FF] (Not given in memory)

 SR =

 (I think there might be a typo in this question)
 - (iii) POP RO RO = [SP] = OXFFF SR = 0x000
 - (iv) SUB RO,R1 RO = 0x72E SR = 0x009
 - (v) RLC R0 R0 = 0x063 SR = 0x001
 - (vi) EOR RO, R3 R0 = 0xFC1 SR = 0x004

Var3 = var 1;

(ii) LOOP SUB [Var1], [Var2]

JLT Done

JMP Loop

DONE MOV [Var3], [Var1]

There will be an error if Var 1 is already lesser than Var 2.

(iii) var3 = var1% var2;

2.

(a)(i)	PSH [0x200] PSH [0x201] PSH 0x202 MOV SP, #0xFFFF POPM 0x006		; Push value in memory variable VarX to stack (I1)	
.5			; Push value in memory variable VarY to stack	(12)
			; Push address of memory Ans to stack	(13)
			; Remove parameters on the stack	(14)
			; Restore used registers	(15)
	RET		; Return to calling Program	(16)
b)	SubA PSHM 0x006 MOV R1, [SP+0x006] ADD R1, [SP+0x005] MOV R2, R1 RCN 3 BCSR 0x0001 RLC R1 ADD R2, R1 MOV [SP+0x004], R2		; ADD value of VarY to R1; R1= varX + vary; Save extra copy of R1 in R2; set rotate counter to 3; Explicit clear carry flag; R1 = R1 * 2^3; R1 = 8 * (varX + varY); R2 = R1+R2; R2 = 8(varX + varY) + VarY	
	MOV [SP+0x004], R2		; update variable ANS	

It will be wrong if VarX + VarY exceeds 12bits

Alternate Answer

 SubA
 PSHM 0x006
 ; Save registers R2, R1

 MOV R1, [SP+0x006]
 ; R1 = VarX

 ADD R1, [SP+0x005]
 ; R1 = VarX + VarY

 MOV AR, 0x008
 ; Set AR to 8

 Loop
 ADD R1,R1
 ; R1 += (VarX + Var Y)

 JDAR Loop
 ; DEC AR, loop if AR != 0

 MOV [SP+0x004], R1
 ; update variable ANS with R1

It will also be wrong if the resulting variable is larger than 12bits

c) PSH PC ; Save return address
ADD [SP], 3 ; to offset additional instructions introduced
JMP SubA ; jump to subA

3.

(a)

SRAM	DRAM
Faster	Slower due to periodical refreshes
More Expensive per bit of memory	Cheaper per bit of memory
Physically larger in area per bit of	Smaller in area size per bit of
memory	memory

(b)

NOR	NAND	
Can execute without RAM. Supports	Unable to execute without copying	
Execute in Place	contents to RAM	
Expensive per bit of memory	Cheaper per bit of memory.	
	Suitable to use as storage	

- (c) NOR flash. Because it allows codes to be executed directly from it.
- (d) Maximum number of UART_RX_ISR is 2500

One interrupt can only be triggered every 40 instructions (10 due to latency and 30 due to instructions length of the interrupt itself)

Hence,

Time to service

= (10+30) * 10 * 10⁶ seconds

1 interrupt

Amount of

Interrupts per second = $1/(10+30) * 10 * 10^6$ seconds

= 2500

(ii) Maximum of packets System B can send is 3333.

One transmission requires 15 instructions (5 due to latency and 10 due to instructions length of the transmission)

Hence,

Time to transmit

 $= (5+10) * 10 * 10^6$ seconds

1 packet

Amounts of packets

 $= 1 / (5+10) * 10 * 10^6$ seconds

per second

= 3333 packets

CEC 16th - Past Year Paper Solution 2015-2016 Sem1 CE/CZ1006 Computer Organization and Architecture

(iii) Every packet from system B triggers an interrupt in system A.

But Sys B can transmit 3333 packets while Sys A can only handle 2500 interrupts.

Hence Sys B can only transmit a max of 2500 packets to sys A in one second.

One packets consist of 1 start bit, 7 data bits, 1 parity bit, 1 stop bit, a total of 10bits. Therefore Sys B should only use a baud rate that is lower than 2500packets * 10bits 25000bits/second. Only 19200 baud rate can be used.

Using a baud rate of 19200, only 1920 packets will be send from sys B to sys A. Since each packet only contains 7 bits, total bytes sent will be 1920 * 7 / 8 = 1680 bytes.

(iv) The current configuration does not allow 1800bytes to be sent. One way of allowing it to be met is to use the parity bit for data resulting in a (1 start bit, 8 data bits and 1 stop bit) UART configuration. The resulting system will allow 1920bytes per second

4. (a)(i) Principle of Spatial locality

If a memory address is accessed, there is a high likelihood of the nearby addresses to be accessed as well. Example, arrays Principle of temporal locality

If a memory address is accessed, there is a high likelihood of it being accessed again. Example, loops

(b) Format of virtual address space
6 bits for page number, 10 bits for offset
Format of physical address space
2 bits for page number, 10 bits for offset

Virtual address 0x0E00 = **0000 111**0 0000 0000 (bold is page number) page number = 3
Page number 3 is mapped to frame 1 in memory.

Physical address = **01**10 0000 0000 (bold for frame number) = 0x600

(c) $X = -11 = 10101_2$ $Y = 11 = 01011_2$

Y should be used as it contains more consecutive ones and zeros

		10101	
X		01011	
	00000	01011	[10]
	00000	0000	[11]
	11110	101	[01]
	00010	11	[10]
	11010	1	[01]
	11100	99111	

- (d) 13 and 14 can be inserted into branch delay slots as they do not affect the branch logic
- (ii) 14 cannot be inserted into branch delay as it will affect 16 which is used to compute the branch JNZ loop to see if branching is happening or not.

CEC 16th - Past Year Paper Solution 2015-2016 Sem1 CE/CZ1006 Computer Organization and Architecture

For reporting of errors and errata, please visit pypdiscuss.appspot.com Thank you and all the best for your exams! ©