



CONCEPT, NOT FOR FABRICATION


REV	DESCRIPTION	DATE	BY
P1	Preliminary GA (CGD-CAL-001, CGD-DDR-001)	2026-09-25	AC




TOP VIEW
Scale 1:2



FRONT VIEW
Scale 1:2



RIGHT VIEW
Scale 1:2



ISOMETRIC VIEW
Not to scale

KEY DIMENSIONS AND INTERFACES (MM)

Board envelope 220 x 110 x 32 (harness tail and probes extra)
Base plate 220 x 110 x 4; 4 standoffs at +/-68, +/-40
PCB 150 x 95 x 1.6; top face at z 8.4
Power studs M6 at x 66: B-, P-, P+, B+ at y -33, -11, 11, 33
Pack fuse on plate at +X: 60 A, 80 V DC, 10 kA or more
Balance: 17-way connector at -X; CAN and UART 6-way at -X
MOSFETs 2 x 4 under PCB on 0.5 mm insulating pad
Secondary protector and SCP fuse in the B+ path (part 14)
CAN 2.0B 250 kbit/s, SwapCell v0.3 message set profile
40 A continuous, 80 A for 10 s; 4 to 16 LFP cells, under 60 V
Mass about 0.65 kg (CGD-CAL-001)
PRELIMINARY, NOT FOR FABRICATION

CELLGUARD

General arrangement, BMS board

DRAWING NO. CGD-DWG-001			REV P1	SHEET 1 of 1	SIZE ANSI B
SCALE 1:2	UNITS mm	PROJECTION 	DATE 2026-09-25		DRAWN Amish Chadha
MATERIAL / NOTES Plate 6061 Al 4 mm; PCB FR-4 4-layer 2 oz; cover PC UL 94 V-0. See bom/bom.csv					
Licensed CERN-OHL-S-2.0 · Open Hardware Portfolio · amishchadha.com				Generated from cad/src; do not edit by hand	